DE3888883D1 - Verfahren zur Herstellung einer vergrabenen isolierenden Schicht in einem Halbleitersubstrat durch Ionenimplantation und Halbleiterstruktur mit einer solchen Schicht. - Google Patents

Verfahren zur Herstellung einer vergrabenen isolierenden Schicht in einem Halbleitersubstrat durch Ionenimplantation und Halbleiterstruktur mit einer solchen Schicht.

Info

Publication number
DE3888883D1
DE3888883D1 DE88401452T DE3888883T DE3888883D1 DE 3888883 D1 DE3888883 D1 DE 3888883D1 DE 88401452 T DE88401452 T DE 88401452T DE 3888883 T DE3888883 T DE 3888883T DE 3888883 D1 DE3888883 D1 DE 3888883D1
Authority
DE
Germany
Prior art keywords
layer
producing
ion implantation
buried insulating
insulating layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE88401452T
Other languages
English (en)
Other versions
DE3888883T2 (de
Inventor
Jacques Margail
John Stoemenos
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Original Assignee
Commissariat a lEnergie Atomique CEA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Commissariat a lEnergie Atomique CEA filed Critical Commissariat a lEnergie Atomique CEA
Publication of DE3888883D1 publication Critical patent/DE3888883D1/de
Application granted granted Critical
Publication of DE3888883T2 publication Critical patent/DE3888883T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H01L21/26533—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically inactive species in silicon to make buried insulating layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76243—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using silicon implanted buried insulating layers, e.g. oxide layers, i.e. SIMOX techniques

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Element Separation (AREA)
DE3888883T 1987-06-15 1988-06-13 Verfahren zur Herstellung einer vergrabenen isolierenden Schicht in einem Halbleitersubstrat durch Ionenimplantation und Halbleiterstruktur mit einer solchen Schicht. Expired - Fee Related DE3888883T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR8708272A FR2616590B1 (fr) 1987-06-15 1987-06-15 Procede de fabrication d'une couche d'isolant enterree dans un substrat semi-conducteur par implantation ionique et structure semi-conductrice comportant cette couche

Publications (2)

Publication Number Publication Date
DE3888883D1 true DE3888883D1 (de) 1994-05-11
DE3888883T2 DE3888883T2 (de) 1994-10-20

Family

ID=9352018

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3888883T Expired - Fee Related DE3888883T2 (de) 1987-06-15 1988-06-13 Verfahren zur Herstellung einer vergrabenen isolierenden Schicht in einem Halbleitersubstrat durch Ionenimplantation und Halbleiterstruktur mit einer solchen Schicht.

Country Status (5)

Country Link
US (1) US4975126A (de)
EP (1) EP0298794B1 (de)
JP (1) JP2894562B2 (de)
DE (1) DE3888883T2 (de)
FR (1) FR2616590B1 (de)

Families Citing this family (73)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4804633A (en) * 1988-02-18 1989-02-14 Northern Telecom Limited Silicon-on-insulator substrates annealed in polysilicon tube
US5196355A (en) * 1989-04-24 1993-03-23 Ibis Technology Corporation Simox materials through energy variation
US5141879A (en) * 1989-08-28 1992-08-25 Herbert Goronkin Method of fabricating a FET having a high trap concentration interface layer
JP2626289B2 (ja) * 1990-03-27 1997-07-02 松下電器産業株式会社 半導体装置の製造方法
US5310689A (en) * 1990-04-02 1994-05-10 Motorola, Inc. Method of forming a SIMOX structure
JP2551681B2 (ja) * 1990-06-20 1996-11-06 富士通株式会社 半導体装置の製造方法
US5212397A (en) * 1990-08-13 1993-05-18 Motorola, Inc. BiCMOS device having an SOI substrate and process for making the same
FR2666453A1 (fr) * 1990-08-31 1992-03-06 Commissariat Energie Atomique Batterie de photopiles montees en serie.
US5288650A (en) * 1991-01-25 1994-02-22 Ibis Technology Corporation Prenucleation process for simox device fabrication
JP2752799B2 (ja) * 1991-03-27 1998-05-18 三菱マテリアル株式会社 Ｓｏｉ基板の製造方法
JP2833256B2 (ja) * 1991-04-15 1998-12-09 日本電気株式会社 固体撮像装置の製造方法
KR950000103B1 (ko) * 1991-04-15 1995-01-09 금성일렉트론 주식회사 반도체 장치 및 그 제조방법
FR2681472B1 (fr) 1991-09-18 1993-10-29 Commissariat Energie Atomique Procede de fabrication de films minces de materiau semiconducteur.
JP3291510B2 (ja) * 1992-03-31 2002-06-10 シャープ株式会社 半導体装置
IT1255764B (it) * 1992-05-15 1995-11-15 Enichem Struttura soi con ossido sottile e profondo ottenuta per impiantazioneionica ad alta energia e successivi trattamenti termici.
US5429955A (en) * 1992-10-26 1995-07-04 Texas Instruments Incorporated Method for constructing semiconductor-on-insulator
US5278077A (en) * 1993-03-10 1994-01-11 Sharp Microelectronics Technology, Inc. Pin-hole patch method for implanted dielectric layer
DE59403155D1 (de) * 1993-05-03 1997-07-24 Rossendorf Forschzent Verfahren zur Herstellung röhrenförmiger Mikrostrukturen in Festkörpern
US5312764A (en) * 1993-05-28 1994-05-17 Motorola, Inc. Method of doping a semiconductor substrate
US5364800A (en) * 1993-06-24 1994-11-15 Texas Instruments Incorporated Varying the thickness of the surface silicon layer in a silicon-on-insulator substrate
JPH07106512A (ja) * 1993-10-04 1995-04-21 Sharp Corp 分子イオン注入を用いたｓｉｍｏｘ処理方法
US5661044A (en) * 1993-11-24 1997-08-26 Lockheed Martin Energy Systems, Inc. Processing method for forming dislocation-free SOI and other materials for semiconductor use
JP3139904B2 (ja) * 1993-12-28 2001-03-05 新日本製鐵株式会社 半導体基板の製造方法および製造装置
US5580419A (en) * 1994-03-23 1996-12-03 Trw Inc. Process of making semiconductor device using focused ion beam for resistless in situ etching, deposition, and nucleation
JP3036619B2 (ja) * 1994-03-23 2000-04-24 コマツ電子金属株式会社 Ｓｏｉ基板の製造方法およびｓｏｉ基板
US5895252A (en) * 1994-05-06 1999-04-20 United Microelectronics Corporation Field oxidation by implanted oxygen (FIMOX)
JP3427114B2 (ja) * 1994-06-03 2003-07-14 コマツ電子金属株式会社 半導体デバイス製造方法
US5393693A (en) * 1994-06-06 1995-02-28 United Microelectronics Corporation "Bird-beak-less" field isolation method
US5488004A (en) * 1994-09-23 1996-01-30 United Microelectronics Corporation SOI by large angle oxygen implant
JP3204855B2 (ja) * 1994-09-30 2001-09-04 新日本製鐵株式会社 半導体基板の製造方法
US5589407A (en) * 1995-09-06 1996-12-31 Implanted Material Technology, Inc. Method of treating silicon to obtain thin, buried insulating layer
US5573961A (en) * 1995-11-09 1996-11-12 Taiwan Semiconductor Manufacturing Company Ltd. Method of making a body contact for a MOSFET device fabricated in an SOI layer
US5672522A (en) * 1996-03-05 1997-09-30 Trw Inc. Method for making selective subcollector heterojunction bipolar transistors
US5733813A (en) * 1996-05-09 1998-03-31 National Semiconductor Corporation Method for forming planarized field isolation regions
FR2748851B1 (fr) 1996-05-15 1998-08-07 Commissariat Energie Atomique Procede de realisation d'une couche mince de materiau semiconducteur
US5702957A (en) * 1996-09-20 1997-12-30 Lsi Logic Corporation Method of making buried metallization structure
US6043166A (en) * 1996-12-03 2000-03-28 International Business Machines Corporation Silicon-on-insulator substrates using low dose implantation
US6090689A (en) 1998-03-04 2000-07-18 International Business Machines Corporation Method of forming buried oxide layers in silicon
FR2773261B1 (fr) 1997-12-30 2000-01-28 Commissariat Energie Atomique Procede pour le transfert d'un film mince comportant une etape de creation d'inclusions
US6486037B2 (en) * 1997-12-22 2002-11-26 International Business Machines Corporation Control of buried oxide quality in low dose SIMOX
US5930643A (en) 1997-12-22 1999-07-27 International Business Machines Corporation Defect induced buried oxide (DIBOX) for throughput SOI
US6066530A (en) * 1998-04-09 2000-05-23 Advanced Micro Devices, Inc. Oxygen implant self-aligned, floating gate and isolation structure
US6703283B1 (en) 1999-02-04 2004-03-09 International Business Machines Corporation Discontinuous dielectric interface for bipolar transistors
US6180487B1 (en) 1999-10-25 2001-01-30 Advanced Micro Devices, Inc. Selective thinning of barrier oxide through masked SIMOX implant
US6476446B2 (en) 2000-01-03 2002-11-05 Advanced Micro Devices, Inc. Heat removal by removal of buried oxide in isolation areas
US6613643B1 (en) 2000-01-28 2003-09-02 Advanced Micro Devices, Inc. Structure, and a method of realizing, for efficient heat removal on SOI
US6417078B1 (en) 2000-05-03 2002-07-09 Ibis Technology Corporation Implantation process using sub-stoichiometric, oxygen doses at different energies
EP1852908A1 (de) * 2000-05-03 2007-11-07 Ibis Technology, Inc. Implantationsverfahren mit substöchiometrischen Luftmengen bei verschiedenen Energien
US6593173B1 (en) 2000-11-28 2003-07-15 Ibis Technology Corporation Low defect density, thin-layer, SOI substrates
JP2002289552A (ja) * 2001-03-28 2002-10-04 Nippon Steel Corp Ｓｉｍｏｘ基板の製造方法およびｓｉｍｏｘ基板
FR2823599B1 (fr) 2001-04-13 2004-12-17 Commissariat Energie Atomique Substrat demomtable a tenue mecanique controlee et procede de realisation
US6846727B2 (en) 2001-05-21 2005-01-25 International Business Machines Corporation Patterned SOI by oxygen implantation and annealing
US6541356B2 (en) 2001-05-21 2003-04-01 International Business Machines Corporation Ultimate SIMOX
US6855436B2 (en) * 2003-05-30 2005-02-15 International Business Machines Corporation Formation of silicon-germanium-on-insulator (SGOI) by an integral high temperature SIMOX-Ge interdiffusion anneal
US6602757B2 (en) 2001-05-21 2003-08-05 International Business Machines Corporation Self-adjusting thickness uniformity in SOI by high-temperature oxidation of SIMOX and bonded SOI
US20020190318A1 (en) 2001-06-19 2002-12-19 International Business Machines Corporation Divot reduction in SIMOX layers
US6495429B1 (en) * 2002-01-23 2002-12-17 International Business Machines Corporation Controlling internal thermal oxidation and eliminating deep divots in SIMOX by chlorine-based annealing
FR2848336B1 (fr) 2002-12-09 2005-10-28 Commissariat Energie Atomique Procede de realisation d'une structure contrainte destinee a etre dissociee
US6861320B1 (en) * 2003-04-04 2005-03-01 Silicon Wafer Technologies, Inc. Method of making starting material for chip fabrication comprising a buried silicon nitride layer
FR2856844B1 (fr) 2003-06-24 2006-02-17 Commissariat Energie Atomique Circuit integre sur puce de hautes performances
FR2857953B1 (fr) 2003-07-21 2006-01-13 Commissariat Energie Atomique Structure empilee, et procede pour la fabriquer
FR2861497B1 (fr) 2003-10-28 2006-02-10 Soitec Silicon On Insulator Procede de transfert catastrophique d'une couche fine apres co-implantation
WO2005062364A1 (en) * 2003-12-16 2005-07-07 International Business Machines Corporation Contoured insulator layer of silicon-on-onsulator wafers and process of manufacture
FR2889887B1 (fr) 2005-08-16 2007-11-09 Commissariat Energie Atomique Procede de report d'une couche mince sur un support
FR2891281B1 (fr) 2005-09-28 2007-12-28 Commissariat Energie Atomique Procede de fabrication d'un element en couches minces.
FR2910179B1 (fr) 2006-12-19 2009-03-13 Commissariat Energie Atomique PROCEDE DE FABRICATION DE COUCHES MINCES DE GaN PAR IMPLANTATION ET RECYCLAGE D'UN SUBSTRAT DE DEPART
US7741190B2 (en) * 2007-08-09 2010-06-22 National Semiconductor Corporation Method of selective oxygen implantation to dielectrically isolate semiconductor devices using no extra masks
FR2925221B1 (fr) 2007-12-17 2010-02-19 Commissariat Energie Atomique Procede de transfert d'une couche mince
JP5487565B2 (ja) * 2008-06-19 2014-05-07 株式会社Ｓｕｍｃｏ エピタキシャルウェーハおよびその製造方法
JP2010118382A (ja) * 2008-11-11 2010-05-27 Sumco Corp Ｓｉｍｏｘウェーハの結晶欠陥の低減方法
FR2947098A1 (fr) 2009-06-18 2010-12-24 Commissariat Energie Atomique Procede de transfert d'une couche mince sur un substrat cible ayant un coefficient de dilatation thermique different de celui de la couche mince
FR2961013B1 (fr) 2010-06-03 2013-05-17 Commissariat Energie Atomique Procede pour eliminer des impuretes residuelles extrinseques dans un substrat en zno ou en znmgo de type n, et pour realiser un dopage de type p de ce substrat.
JP5470358B2 (ja) 2011-11-29 2014-04-16 本田技研工業株式会社 磁歪式トルクセンサ、この磁歪式トルクセンサを搭載した電動アシスト自転車及び電動パワーステアリング装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6044935B2 (ja) * 1979-10-21 1985-10-07 ユニ・チヤ−ム株式会社 衛生用吸収材の製造方法
JPS5860556A (ja) * 1981-10-06 1983-04-11 Fujitsu Ltd 半導体装置の製法
US4676841A (en) * 1985-09-27 1987-06-30 American Telephone And Telegraph Company, At&T Bell Laboratories Fabrication of dielectrically isolated devices utilizing buried oxygen implant and subsequent heat treatment at temperatures above 1300° C.
JPS62132344A (ja) * 1985-12-04 1987-06-15 Nec Corp 集積回路用シリコン基板の製造方法

Also Published As

Publication number Publication date
FR2616590A1 (fr) 1988-12-16
JP2894562B2 (ja) 1999-05-24
JPS6417444A (en) 1989-01-20
US4975126A (en) 1990-12-04
EP0298794A1 (de) 1989-01-11
EP0298794B1 (de) 1994-04-06
DE3888883T2 (de) 1994-10-20
FR2616590B1 (fr) 1990-03-02

Similar Documents

Publication Publication Date Title
DE3888883D1 (de) Verfahren zur Herstellung einer vergrabenen isolierenden Schicht in einem Halbleitersubstrat durch Ionenimplantation und Halbleiterstruktur mit einer solchen Schicht.
DE69011203D1 (de) Verfahren zur Herstellung einer Halbleitervorrichtung durch Abdecken einer leitenden Schicht mit einer Nitridschicht.
DE3855861D1 (de) Verfahren zur Herstellung eines Halbleiterbauelementes mit einer isolierten Gitterstruktur
DE3788678D1 (de) Vorrichtung und Verfahren zur Herstellung einer Schicht auf einem Substrat.
DE3381880D1 (de) Verfahren zur herstellung einer halbleiteranordnung mit einem diffusionsschritt.
DE3583183D1 (de) Verfahren zur herstellung eines halbleitersubstrates.
DE3852444D1 (de) Verfahren zur Herstellung einer Halbleiteranordnung mit isoliertem Gatter.
DE3689371D1 (de) Verfahren zur Herstellung einer Halbleiteranordnung einschliesslich der Formierung einer vielschichtigen Interkonnektionsschicht.
DE3855813D1 (de) Verfahren zur herstellung von isolationszonen in einem halbleitersubstrat
DE3684581D1 (de) Verfahren zur herstellung von quaternaeren oder pentaternaeren halbleiterverbindungen durch mbe mit am substrat uebereinstimmender kristallographischer ordnung.
DE3789753D1 (de) Verfahren und Anordnung zur Herstellung einer dünnen Schicht.
DE3777603D1 (de) Verfahren zur herstellung einer halbleiteranordnung mit einem halbleitersubstrat, das feldoxidzonen an seiner oberflaeche enthaelt.
DE68907279D1 (de) Verfahren zur herstellung einer transparenten schicht mit einem niedrigen widerstand.
DE69518418D1 (de) Verfahren zur herstellung einer struktur mit niedrigen konzentrationsdefekten mit einer in einem halbleitersubstrat begrabenen oxydschicht
DE3854208D1 (de) Verfahren zur Herstellung einer Schicht aus supraleitendem Oxidmaterial.
DE3874411D1 (de) Verfahren zur herstellung einer halbleiteranordnung mit einer schicht aus titan-wolfram.
DE59203585D1 (de) Verfahren zur Herstellung einer Solarzelle aus einer Substratscheibe.
DE69034023D1 (de) Verfahren zur Herstellung einer Halbleiteranordnung mit einer leitfähigen Schicht
DE3682718D1 (de) Verfahren zur herstellung einer oberflaechenschicht durch elektrische entladungen.
DE3886586D1 (de) Verfahren zur Herstellung einer dünnen Schicht aus supraleitendem Mischoxid.
DE3586231D1 (de) Verfahren zur formierung einer passivierungsschicht mit einer selektiven konfiguration auf einem substrat und verfahren zur herstellung von flachgemachten dielektrischen komponenten fuer halbleiterstrukturen.
DE68914212D1 (de) Verfahren zur Herstellung einer Anordnung mit einer Schicht aus einem oxidischen supraleitenden Material.
DE3581919D1 (de) Verfahren zur herstellung von halbleiterbauelementen mit einer sauerstoff enthaltenden polykristallinen siliciumschicht.
DE3381126D1 (de) Verfahren zur herstellung einer monokristallinen halbleiterschicht.
DE3852510D1 (de) Verfahren zur Herstellung einer leitenden oder supraleitenden dünnen Schicht.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee