DE3720465A1 - Haftvermittler fuer negativresist zum aetzen tiefer graeben in siliciumscheiben mit glatter oberflaeche und verfahren zur herstellung des haftvermittlers - Google Patents

Haftvermittler fuer negativresist zum aetzen tiefer graeben in siliciumscheiben mit glatter oberflaeche und verfahren zur herstellung des haftvermittlers

Info

Publication number
DE3720465A1
DE3720465A1 DE19873720465 DE3720465A DE3720465A1 DE 3720465 A1 DE3720465 A1 DE 3720465A1 DE 19873720465 DE19873720465 DE 19873720465 DE 3720465 A DE3720465 A DE 3720465A DE 3720465 A1 DE3720465 A1 DE 3720465A1
Authority
DE
Germany
Prior art keywords
adhesion promoter
oxide
nitrate
etching
adhesion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
DE19873720465
Other languages
German (de)
English (en)
Other versions
DE3720465C2 (enExample
Inventor
Nguyem Kim Dr Son
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ABB Asea Brown Boveri Ltd
ABB AB
Original Assignee
ABB Asea Brown Boveri Ltd
Asea Brown Boveri AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ABB Asea Brown Boveri Ltd, Asea Brown Boveri AB filed Critical ABB Asea Brown Boveri Ltd
Priority to DE19873720465 priority Critical patent/DE3720465A1/de
Publication of DE3720465A1 publication Critical patent/DE3720465A1/de
Application granted granted Critical
Publication of DE3720465C2 publication Critical patent/DE3720465C2/de
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3083Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/3086Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/004Photosensitive materials
    • G03F7/09Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers
    • G03F7/11Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers having cover layers or intermediate layers, e.g. subbing layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3081Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02296Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02299Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
    • H01L21/02304Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment formation of intermediate layers, e.g. buffer layers, layers to improve adhesion, lattice match or diffusion barriers

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Architecture (AREA)
  • Structural Engineering (AREA)
  • Weting (AREA)
DE19873720465 1987-06-20 1987-06-20 Haftvermittler fuer negativresist zum aetzen tiefer graeben in siliciumscheiben mit glatter oberflaeche und verfahren zur herstellung des haftvermittlers Granted DE3720465A1 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
DE19873720465 DE3720465A1 (de) 1987-06-20 1987-06-20 Haftvermittler fuer negativresist zum aetzen tiefer graeben in siliciumscheiben mit glatter oberflaeche und verfahren zur herstellung des haftvermittlers

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19873720465 DE3720465A1 (de) 1987-06-20 1987-06-20 Haftvermittler fuer negativresist zum aetzen tiefer graeben in siliciumscheiben mit glatter oberflaeche und verfahren zur herstellung des haftvermittlers

Publications (2)

Publication Number Publication Date
DE3720465A1 true DE3720465A1 (de) 1988-12-29
DE3720465C2 DE3720465C2 (enExample) 1992-04-02

Family

ID=6329994

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19873720465 Granted DE3720465A1 (de) 1987-06-20 1987-06-20 Haftvermittler fuer negativresist zum aetzen tiefer graeben in siliciumscheiben mit glatter oberflaeche und verfahren zur herstellung des haftvermittlers

Country Status (1)

Country Link
DE (1) DE3720465A1 (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10206661A1 (de) * 2001-02-20 2002-09-26 Infineon Technologies Ag Elektronisches Bauteil mit einem Halbleiterchip

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AT254648B (de) * 1965-06-03 1967-05-26 Vmw Ranshofen Berndorf Ag Verfahren zur chemischen oder elektrolytischen Behandlung von metallischen Oberflächen
DE2108327A1 (de) * 1970-02-26 1971-10-28 Western Electric Co Verfahren zum Verbessern des Haftens eines Maskiermusters auf einer metallischen Oberfläche
DE1920932B2 (de) * 1968-04-26 1971-11-25 Dow Corning Corp., Midland, Mich. (V.StA.) Photolack fuer die halbleitermaskierung
US3716390A (en) * 1970-05-27 1973-02-13 Bell Telephone Labor Inc Photoresist method and products produced thereby
DE2455357B2 (de) * 1974-04-15 1977-08-04 Hitachi, Ltd, Tokio Halbleiterbauelement und verfahren zu seiner herstellung
DE3334095A1 (de) * 1983-09-21 1985-04-11 Brown, Boveri & Cie Ag, 6800 Mannheim Verfahren zum aetzen tiefer graeben in siliziumscheiben mit glatter oberflaeche
DE3537626A1 (de) * 1984-10-26 1986-04-30 Merck Patent Gmbh, 6100 Darmstadt Beschichtungsloesungen

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AT254648B (de) * 1965-06-03 1967-05-26 Vmw Ranshofen Berndorf Ag Verfahren zur chemischen oder elektrolytischen Behandlung von metallischen Oberflächen
DE1920932B2 (de) * 1968-04-26 1971-11-25 Dow Corning Corp., Midland, Mich. (V.StA.) Photolack fuer die halbleitermaskierung
DE2108327A1 (de) * 1970-02-26 1971-10-28 Western Electric Co Verfahren zum Verbessern des Haftens eines Maskiermusters auf einer metallischen Oberfläche
US3716390A (en) * 1970-05-27 1973-02-13 Bell Telephone Labor Inc Photoresist method and products produced thereby
DE2455357B2 (de) * 1974-04-15 1977-08-04 Hitachi, Ltd, Tokio Halbleiterbauelement und verfahren zu seiner herstellung
DE3334095A1 (de) * 1983-09-21 1985-04-11 Brown, Boveri & Cie Ag, 6800 Mannheim Verfahren zum aetzen tiefer graeben in siliziumscheiben mit glatter oberflaeche
DE3537626A1 (de) * 1984-10-26 1986-04-30 Merck Patent Gmbh, 6100 Darmstadt Beschichtungsloesungen

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
Fröschle, Dr. E.: Fotomaskierungverfahren in der Halbleitertechnologie. In: Elektro-Anzeiger, 23. Jg., Nr. 27, 9.12.1970, S. 517-521, "Waycoat SC Resist Systems", Technical Bulletin Nr. 42-E der Fa. Hunt-Chemical *
US-Z: IBM Technical Disclosure Bulletin, Bd.24, Nr. 7 B, Dez.1981, S.3880 *
US-Z: IBM Technical Disclosure Bulletin, Bd.26, Nr.10 B, März 1984, S.5392 *
US-Z: J. Electrochem. Soc., Okt. 1982, S.2389 bis 2390 *

Also Published As

Publication number Publication date
DE3720465C2 (enExample) 1992-04-02

Similar Documents

Publication Publication Date Title
DE69111731T2 (de) Verfahren zur Herstellung von Markierungen zum Alignieren von Marken.
DE1614999A1 (de) Verfahren zur Herstellung von Halbleitervorrichtungen mit einer einem vorgegebenen Flaechenmuster entsprechenden dielektrischen Schicht auf der Oberflaeche eines Halbleiterkoerpers
DE2419030A1 (de) Integrierte optische vorrichtung mit lichtwellenleiter und photodetektor, sowie verfahren zu ihrer herstellung
DE2641752C3 (de) Verfahren zur Herstellung eines Feldeffekttransistors
DE2615754C2 (enExample)
DE2652294A1 (de) Verfahren zum herstellen von oxydiertes halbleitermaterial enthaltenden strukturen
DE2832740A1 (de) Verfahren zum herstellen einer halbleitervorrichtung
EP0022280B1 (de) Verfahren zum Ätzen von Silizium-Substraten
DE2633714C2 (de) Integrierte Halbleiter-Schaltungsanordnung mit einem bipolaren Transistor und Verfahren zu ihrer Herstellung
DE1963162B2 (de) Verfahren zur Herstellung mehrerer Halbleiterbauelemente aus einer einkristallinen Halbleiterscheibe
DE1771341A1 (de) Verfahren zum Erzeugen einer Siliziumdioxydschicht auf der Oberflaeche eines Halbleitertraegers fuer die Herstellung eines Halbleiterelements
DE1489240B1 (de) Verfahren zum Herstellen von Halbleiterbauelementen
DE1961634B2 (de) Verfahren zum herstellen eines metall isolator halbleiter feldeffekttransistors
DE1764543A1 (de) Verfahren zur Verbesserung der Stabilitaet einer Halbleiteranordnung
DE2738961A1 (de) Verfahren zur herstellung einer integrierten halbleiterschaltung mit luftisolation
EP0166893A1 (de) Trockenätzverfahren
DE3720465C2 (enExample)
DE112006003461T5 (de) Verfahren zur Herstellung einer zerlegbaren scheibenförmigen Struktur, insbesondere auf Silizium basierend, und Anwendung des Verfahrens
DE2439535A1 (de) Verfahren zum eindiffundieren aktiver stoerelemente in halbleitermaterialien
DE2900747C2 (de) Verfahren zur Herstellung einer Halbleiteranordnung
DE2230749C3 (de) Verfahren zum Herstellen von Halbleiterbauelementen
DE2451486A1 (de) Verfahren zum herstellen kleinster oeffnungen in integrierten schaltungen
DE2755168A1 (de) Verfahren zur herstellung von halbleiterbauelementen
EP0032174B1 (de) Verfahren zum Dotieren von Siliciumkörpern durch Eindiffundieren von Bor und Anwendung dieses Verfahrens zum Herstellen von Basiszonen bipolarer Transistoren
DE1916036A1 (de) Verfahren zum Herstellen einer Halbleiteranordnung

Legal Events

Date Code Title Description
OM8 Search report available as to paragraph 43 lit. 1 sentence 1 patent law
8181 Inventor (new situation)

Free format text: NGUYEN KIM, SON, DR., 6842 BUERSTADT, DE

8110 Request for examination paragraph 44
8120 Willingness to grant licences paragraph 23
D2 Grant after examination
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee