DE3574525D1 - Verfahren zum herstellen von kontakten auf einer halbleitervorrichtung. - Google Patents
Verfahren zum herstellen von kontakten auf einer halbleitervorrichtung.Info
- Publication number
- DE3574525D1 DE3574525D1 DE8585201450T DE3574525T DE3574525D1 DE 3574525 D1 DE3574525 D1 DE 3574525D1 DE 8585201450 T DE8585201450 T DE 8585201450T DE 3574525 T DE3574525 T DE 3574525T DE 3574525 D1 DE3574525 D1 DE 3574525D1
- Authority
- DE
- Germany
- Prior art keywords
- semiconductor device
- producing contacts
- contacts
- producing
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66234—Bipolar junction transistors [BJT]
- H01L29/66272—Silicon vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
- H01L21/225—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
- H01L21/2251—Diffusion into or out of group IV semiconductors
- H01L21/2254—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides
- H01L21/2257—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides the applied layer being silicon or silicide or SIPOS, e.g. polysilicon, porous silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53271—Conductive materials containing semiconductor material, e.g. polysilicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/011—Bipolar transistors
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/051—Etching
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/103—Mask, dual function, e.g. diffusion and oxidation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/911—Differential oxidation and etching
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Bipolar Transistors (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL8402856A NL8402856A (nl) | 1984-09-18 | 1984-09-18 | Werkwijze voor het vervaardigen van een halfgeleiderinrichting. |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3574525D1 true DE3574525D1 (de) | 1990-01-04 |
Family
ID=19844483
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8585201450T Expired - Lifetime DE3574525D1 (de) | 1984-09-18 | 1985-09-12 | Verfahren zum herstellen von kontakten auf einer halbleitervorrichtung. |
Country Status (6)
Country | Link |
---|---|
US (1) | US4689872A (de) |
EP (1) | EP0180256B1 (de) |
JP (1) | JPS6174370A (de) |
CA (1) | CA1243131A (de) |
DE (1) | DE3574525D1 (de) |
NL (1) | NL8402856A (de) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4722908A (en) * | 1986-08-28 | 1988-02-02 | Fairchild Semiconductor Corporation | Fabrication of a bipolar transistor with a polysilicon ribbon |
GB8621535D0 (en) * | 1986-09-08 | 1986-10-15 | British Telecomm | Bipolar fabrication process |
GB8621536D0 (en) * | 1986-09-08 | 1986-10-15 | British Telecomm | Bipolar fabrication process |
US4837176A (en) * | 1987-01-30 | 1989-06-06 | Motorola Inc. | Integrated circuit structures having polycrystalline electrode contacts and process |
US5067002A (en) * | 1987-01-30 | 1991-11-19 | Motorola, Inc. | Integrated circuit structures having polycrystalline electrode contacts |
GB2204992A (en) * | 1987-05-05 | 1988-11-23 | British Telecomm | Bipolar transistor |
US4772566A (en) * | 1987-07-01 | 1988-09-20 | Motorola Inc. | Single tub transistor means and method |
US5008207A (en) * | 1989-09-11 | 1991-04-16 | International Business Machines Corporation | Method of fabricating a narrow base transistor |
US5132765A (en) * | 1989-09-11 | 1992-07-21 | Blouse Jeffrey L | Narrow base transistor and method of fabricating same |
GB2236901A (en) * | 1989-09-20 | 1991-04-17 | Philips Nv | A method of manufacturing a semiconductor device |
NL9100062A (nl) * | 1991-01-14 | 1992-08-03 | Philips Nv | Werkwijze ter vervaardiging van een halfgeleiderinrichting. |
US5171705A (en) * | 1991-11-22 | 1992-12-15 | Supertex, Inc. | Self-aligned structure and process for DMOS transistor |
US5414283A (en) * | 1993-11-19 | 1995-05-09 | Ois Optical Imaging Systems, Inc. | TFT with reduced parasitic capacitance |
US6110798A (en) * | 1996-01-05 | 2000-08-29 | Micron Technology, Inc. | Method of fabricating an isolation structure on a semiconductor substrate |
US6465865B1 (en) * | 1996-01-05 | 2002-10-15 | Micron Technology, Inc. | Isolated structure and method of fabricating such a structure on a substrate |
US6656845B2 (en) * | 2002-02-15 | 2003-12-02 | Taiwan Semiconductor Manufacturing Co., Ltd | Method for forming semiconductor substrate with convex shaped active region |
US6784076B2 (en) * | 2002-04-08 | 2004-08-31 | Micron Technology, Inc. | Process for making a silicon-on-insulator ledge by implanting ions from silicon source |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3886569A (en) * | 1970-01-22 | 1975-05-27 | Ibm | Simultaneous double diffusion into a semiconductor substrate |
US4074304A (en) * | 1974-10-04 | 1978-02-14 | Nippon Electric Company, Ltd. | Semiconductor device having a miniature junction area and process for fabricating same |
US4127931A (en) * | 1974-10-04 | 1978-12-05 | Nippon Electric Co., Ltd. | Semiconductor device |
JPS5293278A (en) * | 1976-01-30 | 1977-08-05 | Matsushita Electronics Corp | Manufacture for mos type semiconductor intergrated circuit |
US4506437A (en) * | 1978-05-26 | 1985-03-26 | Rockwell International Corporation | Process for and structure of high density VLSI circuits, having self-aligned gates and contacts for FET devices and conducting lines |
US4305760A (en) * | 1978-12-22 | 1981-12-15 | Ncr Corporation | Polysilicon-to-substrate contact processing |
US4285117A (en) * | 1979-09-06 | 1981-08-25 | Teletype Corporation | Method of manufacturing a device in a silicon wafer |
FR2508704B1 (fr) * | 1981-06-26 | 1985-06-07 | Thomson Csf | Procede de fabrication de transistors bipolaires integres de tres petites dimensions |
JPS5946105B2 (ja) * | 1981-10-27 | 1984-11-10 | 日本電信電話株式会社 | バイポ−ラ型トランジスタ装置及びその製法 |
NL8105920A (nl) * | 1981-12-31 | 1983-07-18 | Philips Nv | Halfgeleiderinrichting en werkwijze voor het vervaardigen van een dergelijke halfgeleiderinrichting. |
US4507171A (en) * | 1982-08-06 | 1985-03-26 | International Business Machines Corporation | Method for contacting a narrow width PN junction region |
US4545114A (en) * | 1982-09-30 | 1985-10-08 | Fujitsu Limited | Method of producing semiconductor device |
JPS5975661A (ja) * | 1982-10-22 | 1984-04-28 | Fujitsu Ltd | 半導体装置及びその製造方法 |
-
1984
- 1984-09-18 NL NL8402856A patent/NL8402856A/nl not_active Application Discontinuation
-
1985
- 1985-09-03 US US06/771,930 patent/US4689872A/en not_active Expired - Fee Related
- 1985-09-12 CA CA000490539A patent/CA1243131A/en not_active Expired
- 1985-09-12 EP EP85201450A patent/EP0180256B1/de not_active Expired
- 1985-09-12 DE DE8585201450T patent/DE3574525D1/de not_active Expired - Lifetime
- 1985-09-18 JP JP60206180A patent/JPS6174370A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6174370A (ja) | 1986-04-16 |
CA1243131A (en) | 1988-10-11 |
NL8402856A (nl) | 1986-04-16 |
US4689872A (en) | 1987-09-01 |
EP0180256B1 (de) | 1989-11-29 |
EP0180256A1 (de) | 1986-05-07 |
JPH0521338B2 (de) | 1993-03-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3686600D1 (de) | Verfahren zum herstellen einer harzumhuellten halbleiteranordnung. | |
DE3586109D1 (de) | Verfahren zum herstellen einer verbindungsstruktur von einer halbleiteranordnung. | |
DE3583934D1 (de) | Verfahren zum herstellen einer halbleiterverbundanordnung. | |
DE3587231D1 (de) | Verfahren zum herstellen einer dmos-halbleiteranordnung. | |
DE3780369D1 (de) | Verfahren zum herstellen einer halbleiterstruktur. | |
DE3788155D1 (de) | Verfahren zum Entfernen von überschüssigem Material auf einer Halbleiterscheibe. | |
DE3483579D1 (de) | Verfahren zum herstellen einer leiterbahn. | |
DE3586732D1 (de) | Verfahren zum herstellen einer dreidimentionaler halbleiteranordung. | |
DE3584757D1 (de) | Verfahren zum herstellen einer zwei-wannen-cmos-halbleiterstruktur. | |
DE3583472D1 (de) | Verfahren zum herstellen einer halbleiteranordnung mit gateelektrode. | |
DE3686453D1 (de) | Verfahren zum herstellen einer duennen halbleiterschicht. | |
DE3685970D1 (de) | Verfahren zum herstellen eines halbleiterbauelements. | |
DE3577371D1 (de) | Apparat zum herstellen einer halbleiteranordnung. | |
DE3786914D1 (de) | Verfahren zum herstellen einer integrierten schaltungspackungsstruktur. | |
DE3582556D1 (de) | Verfahren zum herstellen von kontakten fuer integrierte schaltungen. | |
DE3584071D1 (de) | Verfahren zum aufrauhen einer flaeche. | |
DE68917995D1 (de) | Verfahren zum Herstellen einer Halbleitervorrichtung. | |
DE3684759D1 (de) | Verfahren zur herstellungeiner halbleitervorrichtung. | |
DE3483280D1 (de) | Verfahren zum herstellen einer mehrschicht-halbleiteranordnung. | |
DE68919549D1 (de) | Verfahren zum Herstellen einer Halbleiteranordnung. | |
DE3576618D1 (de) | Vorrichtung zum einstecken von steckstiften. | |
DE3684676D1 (de) | Verfahren zum herstellen von halbleitersubstraten. | |
DE3483531D1 (de) | Verfahren zum herstellen einer integrierten halbleiterschaltkreisanordnung mit einem misfet. | |
DE3574525D1 (de) | Verfahren zum herstellen von kontakten auf einer halbleitervorrichtung. | |
DE3778639D1 (de) | Verfahren zum stapelverbinden von draehten. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: PHILIPS ELECTRONICS N.V., EINDHOVEN, NL |
|
8339 | Ceased/non-payment of the annual fee |