NL8402856A - Werkwijze voor het vervaardigen van een halfgeleiderinrichting. - Google Patents
Werkwijze voor het vervaardigen van een halfgeleiderinrichting. Download PDFInfo
- Publication number
- NL8402856A NL8402856A NL8402856A NL8402856A NL8402856A NL 8402856 A NL8402856 A NL 8402856A NL 8402856 A NL8402856 A NL 8402856A NL 8402856 A NL8402856 A NL 8402856A NL 8402856 A NL8402856 A NL 8402856A
- Authority
- NL
- Netherlands
- Prior art keywords
- opening
- semiconductor
- mask
- layer
- covered
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims description 33
- 238000000034 method Methods 0.000 title claims description 32
- 238000004519 manufacturing process Methods 0.000 title claims description 9
- 239000000463 material Substances 0.000 claims description 18
- 238000005530 etching Methods 0.000 claims description 9
- 230000003647 oxidation Effects 0.000 claims description 9
- 238000007254 oxidation reaction Methods 0.000 claims description 9
- 230000005669 field effect Effects 0.000 claims description 4
- 239000011810 insulating material Substances 0.000 claims description 4
- 239000003963 antioxidant agent Substances 0.000 claims 1
- 230000003078 antioxidant effect Effects 0.000 claims 1
- 235000006708 antioxidants Nutrition 0.000 claims 1
- 239000010410 layer Substances 0.000 description 27
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 12
- 150000004767 nitrides Chemical class 0.000 description 9
- 238000009792 diffusion process Methods 0.000 description 6
- 238000001465 metallisation Methods 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 5
- 238000002513 implantation Methods 0.000 description 5
- 229920002120 photoresistant polymer Polymers 0.000 description 5
- 229910052814 silicon oxide Inorganic materials 0.000 description 5
- 239000000758 substrate Substances 0.000 description 5
- 238000001020 plasma etching Methods 0.000 description 3
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 238000003631 wet chemical etching Methods 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000005553 drilling Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000012808 vapor phase Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66234—Bipolar junction transistors [BJT]
- H01L29/66272—Silicon vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
- H01L21/225—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
- H01L21/2251—Diffusion into or out of group IV semiconductors
- H01L21/2254—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides
- H01L21/2257—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides the applied layer being silicon or silicide or SIPOS, e.g. polysilicon, porous silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53271—Conductive materials containing semiconductor material, e.g. polysilicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/011—Bipolar transistors
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/051—Etching
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/103—Mask, dual function, e.g. diffusion and oxidation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/911—Differential oxidation and etching
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Bipolar Transistors (AREA)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL8402856A NL8402856A (nl) | 1984-09-18 | 1984-09-18 | Werkwijze voor het vervaardigen van een halfgeleiderinrichting. |
US06/771,930 US4689872A (en) | 1984-09-18 | 1985-09-03 | Method of manufacturing a semiconductor device |
DE8585201450T DE3574525D1 (de) | 1984-09-18 | 1985-09-12 | Verfahren zum herstellen von kontakten auf einer halbleitervorrichtung. |
CA000490539A CA1243131A (en) | 1984-09-18 | 1985-09-12 | Self-registration method of manufacturing a semiconductor device |
EP85201450A EP0180256B1 (de) | 1984-09-18 | 1985-09-12 | Verfahren zum Herstellen von Kontakten auf einer Halbleitervorrichtung |
JP60206180A JPS6174370A (ja) | 1984-09-18 | 1985-09-18 | 半導体装置の製造方法 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL8402856A NL8402856A (nl) | 1984-09-18 | 1984-09-18 | Werkwijze voor het vervaardigen van een halfgeleiderinrichting. |
NL8402856 | 1984-09-18 |
Publications (1)
Publication Number | Publication Date |
---|---|
NL8402856A true NL8402856A (nl) | 1986-04-16 |
Family
ID=19844483
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NL8402856A NL8402856A (nl) | 1984-09-18 | 1984-09-18 | Werkwijze voor het vervaardigen van een halfgeleiderinrichting. |
Country Status (6)
Country | Link |
---|---|
US (1) | US4689872A (de) |
EP (1) | EP0180256B1 (de) |
JP (1) | JPS6174370A (de) |
CA (1) | CA1243131A (de) |
DE (1) | DE3574525D1 (de) |
NL (1) | NL8402856A (de) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4722908A (en) * | 1986-08-28 | 1988-02-02 | Fairchild Semiconductor Corporation | Fabrication of a bipolar transistor with a polysilicon ribbon |
GB8621535D0 (en) * | 1986-09-08 | 1986-10-15 | British Telecomm | Bipolar fabrication process |
GB8621536D0 (en) * | 1986-09-08 | 1986-10-15 | British Telecomm | Bipolar fabrication process |
US4837176A (en) * | 1987-01-30 | 1989-06-06 | Motorola Inc. | Integrated circuit structures having polycrystalline electrode contacts and process |
US5067002A (en) * | 1987-01-30 | 1991-11-19 | Motorola, Inc. | Integrated circuit structures having polycrystalline electrode contacts |
GB2204992A (en) * | 1987-05-05 | 1988-11-23 | British Telecomm | Bipolar transistor |
US4772566A (en) * | 1987-07-01 | 1988-09-20 | Motorola Inc. | Single tub transistor means and method |
US5008207A (en) * | 1989-09-11 | 1991-04-16 | International Business Machines Corporation | Method of fabricating a narrow base transistor |
US5132765A (en) * | 1989-09-11 | 1992-07-21 | Blouse Jeffrey L | Narrow base transistor and method of fabricating same |
GB2236901A (en) * | 1989-09-20 | 1991-04-17 | Philips Nv | A method of manufacturing a semiconductor device |
NL9100062A (nl) * | 1991-01-14 | 1992-08-03 | Philips Nv | Werkwijze ter vervaardiging van een halfgeleiderinrichting. |
US5171705A (en) * | 1991-11-22 | 1992-12-15 | Supertex, Inc. | Self-aligned structure and process for DMOS transistor |
US5414283A (en) * | 1993-11-19 | 1995-05-09 | Ois Optical Imaging Systems, Inc. | TFT with reduced parasitic capacitance |
US6110798A (en) * | 1996-01-05 | 2000-08-29 | Micron Technology, Inc. | Method of fabricating an isolation structure on a semiconductor substrate |
US6465865B1 (en) * | 1996-01-05 | 2002-10-15 | Micron Technology, Inc. | Isolated structure and method of fabricating such a structure on a substrate |
US6656845B2 (en) * | 2002-02-15 | 2003-12-02 | Taiwan Semiconductor Manufacturing Co., Ltd | Method for forming semiconductor substrate with convex shaped active region |
US6784076B2 (en) * | 2002-04-08 | 2004-08-31 | Micron Technology, Inc. | Process for making a silicon-on-insulator ledge by implanting ions from silicon source |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3886569A (en) * | 1970-01-22 | 1975-05-27 | Ibm | Simultaneous double diffusion into a semiconductor substrate |
US4074304A (en) * | 1974-10-04 | 1978-02-14 | Nippon Electric Company, Ltd. | Semiconductor device having a miniature junction area and process for fabricating same |
US4127931A (en) * | 1974-10-04 | 1978-12-05 | Nippon Electric Co., Ltd. | Semiconductor device |
JPS5293278A (en) * | 1976-01-30 | 1977-08-05 | Matsushita Electronics Corp | Manufacture for mos type semiconductor intergrated circuit |
US4506437A (en) * | 1978-05-26 | 1985-03-26 | Rockwell International Corporation | Process for and structure of high density VLSI circuits, having self-aligned gates and contacts for FET devices and conducting lines |
US4305760A (en) * | 1978-12-22 | 1981-12-15 | Ncr Corporation | Polysilicon-to-substrate contact processing |
US4285117A (en) * | 1979-09-06 | 1981-08-25 | Teletype Corporation | Method of manufacturing a device in a silicon wafer |
FR2508704B1 (fr) * | 1981-06-26 | 1985-06-07 | Thomson Csf | Procede de fabrication de transistors bipolaires integres de tres petites dimensions |
JPS5946105B2 (ja) * | 1981-10-27 | 1984-11-10 | 日本電信電話株式会社 | バイポ−ラ型トランジスタ装置及びその製法 |
NL8105920A (nl) * | 1981-12-31 | 1983-07-18 | Philips Nv | Halfgeleiderinrichting en werkwijze voor het vervaardigen van een dergelijke halfgeleiderinrichting. |
US4507171A (en) * | 1982-08-06 | 1985-03-26 | International Business Machines Corporation | Method for contacting a narrow width PN junction region |
US4545114A (en) * | 1982-09-30 | 1985-10-08 | Fujitsu Limited | Method of producing semiconductor device |
JPS5975661A (ja) * | 1982-10-22 | 1984-04-28 | Fujitsu Ltd | 半導体装置及びその製造方法 |
-
1984
- 1984-09-18 NL NL8402856A patent/NL8402856A/nl not_active Application Discontinuation
-
1985
- 1985-09-03 US US06/771,930 patent/US4689872A/en not_active Expired - Fee Related
- 1985-09-12 CA CA000490539A patent/CA1243131A/en not_active Expired
- 1985-09-12 EP EP85201450A patent/EP0180256B1/de not_active Expired
- 1985-09-12 DE DE8585201450T patent/DE3574525D1/de not_active Expired - Lifetime
- 1985-09-18 JP JP60206180A patent/JPS6174370A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6174370A (ja) | 1986-04-16 |
CA1243131A (en) | 1988-10-11 |
US4689872A (en) | 1987-09-01 |
EP0180256B1 (de) | 1989-11-29 |
DE3574525D1 (de) | 1990-01-04 |
EP0180256A1 (de) | 1986-05-07 |
JPH0521338B2 (de) | 1993-03-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR930009030B1 (ko) | 단일집적회로의 칩내에 수직형 바이폴라 트랜지스터와 고압 cmos트랜지스터를 형성하는 공정 | |
US4449287A (en) | Method of providing a narrow groove or slot in a substrate region, in particular a semiconductor substrate region | |
NL8402856A (nl) | Werkwijze voor het vervaardigen van een halfgeleiderinrichting. | |
US4021270A (en) | Double master mask process for integrated circuit manufacture | |
KR870006676A (ko) | 공유 기판위에 쌍극성 트랜지스터와 상보 mos트랜지스터를 제조하기 위한 공정 | |
EP0083816A1 (de) | Halbleiteranordnung mit einem Verbindungsmuster | |
US4425379A (en) | Polycrystalline silicon Schottky diode array | |
KR100223600B1 (ko) | 반도체 장치 및 그 제조 방법 | |
NL8402859A (nl) | Werkwijze voor het vervaardigen van submicrongroeven in bijvoorbeeld halfgeleidermateriaal en met deze werkwijze verkregen inrichtingen. | |
EP0243988A1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
US3602781A (en) | Integrated semiconductor circuit comprising only low temperature processed elements | |
KR0128339B1 (ko) | Cmos 기술을 이용하는 바이폴라 트랜지스터 제조방법 | |
US5395789A (en) | Integrated circuit with self-aligned isolation | |
US4628339A (en) | Polycrystalline silicon Schottky diode array | |
US3981072A (en) | Bipolar transistor construction method | |
US5574306A (en) | Lateral bipolar transistor and FET | |
CA1288527C (en) | Method of manufacturing a semiconductor device having a contact opening derived from a doping opening | |
US3823349A (en) | Interconnection metallurgy system for semiconductor devices | |
US5281544A (en) | Method of manufacturing planar type polar transistors and combination bipolar/MIS type transistors | |
US4590093A (en) | Method of manufacturing a pattern of conductive material | |
US4762804A (en) | Method of manufacturing a bipolar transistor having emitter series resistors | |
KR100249168B1 (ko) | 반도체소자 제조방법 | |
JPS60241261A (ja) | 半導体装置およびその製造方法 | |
JP2633559B2 (ja) | バイポーラ―cmos半導体装置の製造方法 | |
JPH10294471A (ja) | 炭化けい素半導体装置及びその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A1B | A search report has been drawn up | ||
BV | The patent application has lapsed |