DE3382263D1 - Anordnung zur programmierung fuer programmierbare schaltung in redundanzschaltungssystem. - Google Patents

Anordnung zur programmierung fuer programmierbare schaltung in redundanzschaltungssystem.

Info

Publication number
DE3382263D1
DE3382263D1 DE8383307804T DE3382263T DE3382263D1 DE 3382263 D1 DE3382263 D1 DE 3382263D1 DE 8383307804 T DE8383307804 T DE 8383307804T DE 3382263 T DE3382263 T DE 3382263T DE 3382263 D1 DE3382263 D1 DE 3382263D1
Authority
DE
Germany
Prior art keywords
memory cell
fuses
programmable circuit
circuit
programming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE8383307804T
Other languages
German (de)
English (en)
Inventor
Noboru Kobayashi
Satoshi Konishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Application granted granted Critical
Publication of DE3382263D1 publication Critical patent/DE3382263D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/785—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Dram (AREA)
DE8383307804T 1982-12-28 1983-12-21 Anordnung zur programmierung fuer programmierbare schaltung in redundanzschaltungssystem. Expired - Lifetime DE3382263D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57227427A JPS59121699A (ja) 1982-12-28 1982-12-28 冗長性回路変更装置

Publications (1)

Publication Number Publication Date
DE3382263D1 true DE3382263D1 (de) 1991-05-29

Family

ID=16860674

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8383307804T Expired - Lifetime DE3382263D1 (de) 1982-12-28 1983-12-21 Anordnung zur programmierung fuer programmierbare schaltung in redundanzschaltungssystem.

Country Status (4)

Country Link
US (1) US4630241A (enExample)
EP (1) EP0115170B1 (enExample)
JP (1) JPS59121699A (enExample)
DE (1) DE3382263D1 (enExample)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR890003691B1 (ko) * 1986-08-22 1989-09-30 삼성전자 주식회사 블럭 열 리던던씨 회로
JPH0752217B2 (ja) * 1986-12-20 1995-06-05 富士通株式会社 半導体装置
JPH0793037B2 (ja) * 1988-11-21 1995-10-09 三菱電機株式会社 半導体記憶装置
JPH02310898A (ja) * 1989-05-25 1990-12-26 Nec Corp メモリ回路
US5022008A (en) * 1989-12-14 1991-06-04 Texas Instruments Incorporated PROM speed measuring method
US5005158A (en) * 1990-01-12 1991-04-02 Sgs-Thomson Microelectronics, Inc. Redundancy for serial memory
US5157634A (en) * 1990-10-23 1992-10-20 International Business Machines Corporation Dram having extended refresh time
EP0499131A1 (en) * 1991-02-12 1992-08-19 Texas Instruments Incorporated High efficiency row redundancy for dynamic ram
JP2754953B2 (ja) * 1991-05-17 1998-05-20 日本電気株式会社 半導体メモリ装置
US5297094A (en) * 1991-07-17 1994-03-22 Sgs-Thomson Microelectronics, Inc. Integrated circuit memory device with redundant rows
JP3392477B2 (ja) * 1993-09-06 2003-03-31 株式会社東芝 半導体装置
KR0119888B1 (ko) * 1994-04-11 1997-10-30 윤종용 반도체 메모리장치의 결함구제방법 및 그 회로
JP3076195B2 (ja) * 1994-04-27 2000-08-14 日本電気株式会社 不揮発性半導体記憶装置
CN1070626C (zh) * 1994-09-01 2001-09-05 赵庆杞 微机中央信号装置
KR0140178B1 (ko) * 1994-12-29 1998-07-15 김광호 반도체 메모리장치의 결함 셀 구제회로 및 방법
US6148390A (en) * 1996-06-12 2000-11-14 Quicklogic Corporation Techniques and circuits for high yield improvements in programmable devices using redundant logic
DE10063688A1 (de) 2000-12-20 2002-07-18 Infineon Technologies Ag Schaltungsanordnung zur Ansteuerung einer programmierbaren Verbindung
DE10146931B4 (de) * 2001-09-24 2007-12-06 Qimonda Ag Verfahren und Anordnung zum Ersetzen fehlerhafter Speicherzellen in Datenverarbeitungsvorrichtungen
DE10164032B4 (de) * 2001-12-28 2008-10-23 Qimonda Ag Verfahren zum Aktivieren von Sicherungseinheiten in elektronischen Schaltungseinrichtungen
KR100462877B1 (ko) * 2002-02-04 2004-12-17 삼성전자주식회사 반도체 메모리 장치, 및 이 장치의 불량 셀 어드레스프로그램 회로 및 방법
US6819160B2 (en) 2002-11-13 2004-11-16 International Business Machines Corporation Self-timed and self-tested fuse blow
US7108357B2 (en) * 2004-02-13 2006-09-19 Hewlett-Packard Development Company, L.P. Device identification using a programmable memory circuit
US10020037B2 (en) * 2007-12-10 2018-07-10 Intel Corporation Capacity register file
US7768847B2 (en) 2008-04-09 2010-08-03 Rambus Inc. Programmable memory repair scheme
CN108665930B (zh) * 2017-04-01 2024-11-26 兆易创新科技集团股份有限公司 一种nand闪存芯片

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3758761A (en) * 1971-08-17 1973-09-11 Texas Instruments Inc Self-interconnecting/self-repairable electronic systems on a slice
US4250570B1 (en) * 1976-07-15 1996-01-02 Intel Corp Redundant memory circuit
US4358833A (en) * 1980-09-30 1982-11-09 Intel Corporation Memory redundancy apparatus for single chip memories
US4446534A (en) * 1980-12-08 1984-05-01 National Semiconductor Corporation Programmable fuse circuit
JPS57150197A (en) * 1981-03-11 1982-09-16 Nippon Telegr & Teleph Corp <Ntt> Storage circuit
US4464736A (en) * 1982-09-23 1984-08-07 Motorola, Inc. In-package E2 PROM redundancy

Also Published As

Publication number Publication date
JPS59121699A (ja) 1984-07-13
EP0115170B1 (en) 1991-04-24
US4630241A (en) 1986-12-16
EP0115170A2 (en) 1984-08-08
JPS6240796B2 (enExample) 1987-08-31
EP0115170A3 (en) 1987-04-15

Similar Documents

Publication Publication Date Title
DE3382263D1 (de) Anordnung zur programmierung fuer programmierbare schaltung in redundanzschaltungssystem.
US4601031A (en) Repairable ROM array
US5295101A (en) Array block level redundancy with steering logic
US4051354A (en) Fault-tolerant cell addressable array
GB2265031B (en) Row redundancy circuit for a semiconductor memory device
DE3485564D1 (de) Redundante schaltung fuer ein halbleiterspeichergeraet.
DE69329220D1 (de) Zeilenredundanzschaltung eines Halbleiterspeichersgeräts
KR870009383A (ko) 여분의 회로부를 가지는 반도체 메모리 소자
TW275692B (en) Redundancy circuit for semiconductor memory device and method therefor
EP0504434A4 (enExample)
TW364999B (en) Semiconductor memory devices with electrically programmable redundancy
JPH0289299A (ja) 半導体記憶装置
KR890002897A (ko) 반도체기억장치
DE68926159D1 (de) Halbleiterspeichergerät mit verbessertem Redundanzdekoder
TW340219B (en) Semiconductor memory device having redundant memory cell array
US6552937B2 (en) Memory device having programmable column segmentation to increase flexibility in bit repair
JPS57111893A (en) Relieving system of defective memory
EP0657814B1 (en) Redundancy circuitry for a semiconductor memory device
US6038179A (en) Multiple repair size redundancy
EP0405371A3 (en) Semiconducteur memory device with improved address discriminating circuit for discriminating an address assigned defective memory cell replaced with redundant memory cell
US6091650A (en) Redundancy for low remanence memory cells
KR20080111329A (ko) 전기적 퓨즈 데이터를 갖는 반도체 메모리 장치 및 그것의전기적 퓨즈 데이터 패치 방법
JP2558787B2 (ja) 記憶装置
EP0886213A3 (en) Technique for reducing the amount of fuses in a DRAM with redundancy
JPH01303699A (ja) 半導体メモリー装置

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee