DE3009945C2 - Funktionsprüfbarer, integrierter Schaltkreis - Google Patents

Funktionsprüfbarer, integrierter Schaltkreis

Info

Publication number
DE3009945C2
DE3009945C2 DE3009945A DE3009945A DE3009945C2 DE 3009945 C2 DE3009945 C2 DE 3009945C2 DE 3009945 A DE3009945 A DE 3009945A DE 3009945 A DE3009945 A DE 3009945A DE 3009945 C2 DE3009945 C2 DE 3009945C2
Authority
DE
Germany
Prior art keywords
signal
circuit
circuits
signals
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE3009945A
Other languages
German (de)
English (en)
Other versions
DE3009945A1 (de
Inventor
Yoshihiro Tokio/Tokyo Kasuya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP3025679A external-priority patent/JPS55123745A/ja
Priority claimed from JP3024379A external-priority patent/JPS55123742A/ja
Priority claimed from JP3025479A external-priority patent/JPS55123744A/ja
Priority claimed from JP3025379A external-priority patent/JPS55123743A/ja
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Publication of DE3009945A1 publication Critical patent/DE3009945A1/de
Application granted granted Critical
Publication of DE3009945C2 publication Critical patent/DE3009945C2/de
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318544—Scanning methods, algorithms and patterns
    • G01R31/318547—Data generators or compressors
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318516—Test of programmable logic devices [PLDs]

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
DE3009945A 1979-03-15 1980-03-14 Funktionsprüfbarer, integrierter Schaltkreis Expired DE3009945C2 (de)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP3025679A JPS55123745A (en) 1979-03-15 1979-03-15 Logic integrated circuit easy to check
JP3024379A JPS55123742A (en) 1979-03-15 1979-03-15 Logic integrated circuit easy to check
JP3025479A JPS55123744A (en) 1979-03-15 1979-03-15 Logic integrated circuit easy to check
JP3025379A JPS55123743A (en) 1979-03-15 1979-03-15 Logic integrated circuit easy to check

Publications (2)

Publication Number Publication Date
DE3009945A1 DE3009945A1 (de) 1980-09-18
DE3009945C2 true DE3009945C2 (de) 1987-03-19

Family

ID=27459205

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3009945A Expired DE3009945C2 (de) 1979-03-15 1980-03-14 Funktionsprüfbarer, integrierter Schaltkreis

Country Status (4)

Country Link
US (2) US4366393A (US08158827-20120417-C00028.png)
DE (1) DE3009945C2 (US08158827-20120417-C00028.png)
FR (1) FR2451672A1 (US08158827-20120417-C00028.png)
GB (2) GB2049958B (US08158827-20120417-C00028.png)

Families Citing this family (71)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5789154A (en) * 1980-11-25 1982-06-03 Nec Corp Logical integrated circuit
US4546273A (en) * 1983-01-11 1985-10-08 Burroughs Corporation Dynamic re-programmable PLA
US4562427A (en) * 1983-01-28 1985-12-31 Ncr Corporation System and method for stabilizing asynchronous state machines
US4551838A (en) * 1983-06-20 1985-11-05 At&T Bell Laboratories Self-testing digital circuits
US5007018A (en) * 1983-11-10 1991-04-09 General Signal Corp. Vital processor implemented with non-vital hardware
USRE34363E (en) * 1984-03-12 1993-08-31 Xilinx, Inc. Configurable electrical circuit having configurable logic elements and configurable interconnects
US4870302A (en) * 1984-03-12 1989-09-26 Xilinx, Inc. Configurable electrical circuit having configurable logic elements and configurable interconnects
US4617479B1 (en) * 1984-05-03 1993-09-21 Altera Semiconductor Corp. Programmable logic array device using eprom technology
JPH073865B2 (ja) * 1984-08-07 1995-01-18 富士通株式会社 半導体集積回路及び半導体集積回路の試験方法
GB8432458D0 (en) * 1984-12-21 1985-02-06 Plessey Co Plc Integrated circuits
US5225719A (en) * 1985-03-29 1993-07-06 Advanced Micro Devices, Inc. Family of multiple segmented programmable logic blocks interconnected by a high speed centralized switch matrix
US4742252A (en) * 1985-03-29 1988-05-03 Advanced Micro Devices, Inc. Multiple array customizable logic device
US4763020B1 (en) * 1985-09-06 1997-07-08 Ricoh Kk Programmable logic device having plural programmable function cells
US4710927A (en) * 1986-07-24 1987-12-01 Integrated Device Technology, Inc. Diagnostic circuit
US5477165A (en) * 1986-09-19 1995-12-19 Actel Corporation Programmable logic module and architecture for field programmable gate array device
US4768196A (en) * 1986-10-28 1988-08-30 Silc Technologies, Inc. Programmable logic array
GB8626517D0 (en) * 1986-11-06 1986-12-10 Int Computers Ltd Testing programmable logic arrays
GB8626516D0 (en) * 1986-11-06 1986-12-10 Int Computers Ltd Testing programmable logic arrays
US4734921A (en) * 1986-11-25 1988-03-29 Grumman Aerospace Corporation Fully programmable linear feedback shift register
JPH0682146B2 (ja) * 1986-12-22 1994-10-19 日本電気株式会社 スキヤンパス方式の論理集積回路
US4786829A (en) * 1987-02-24 1988-11-22 Letcher John H Latched fedback memory finite-state-engine
US4831623A (en) * 1987-07-16 1989-05-16 Raytheon Company Swap scan testing of digital logic
KR950009681B1 (ko) * 1988-06-30 1995-08-26 금성일렉트론주식회사 순서 선택 우선의 임의/순서 선택회로
US4937475B1 (en) * 1988-09-19 1994-03-29 Massachusetts Inst Technology Laser programmable integrated circuit
US4959832A (en) * 1988-12-09 1990-09-25 International Business Machines Parallel pseudorandom pattern generator with varying phase shift
US4940909A (en) * 1989-05-12 1990-07-10 Plus Logic, Inc. Configuration control circuit for programmable logic devices
US5023875A (en) * 1989-05-26 1991-06-11 Hughes Aircraft Company Interlaced scan fault detection system
US5048021A (en) * 1989-08-28 1991-09-10 At&T Bell Laboratories Method and apparatus for generating control signals
EP0418417A1 (de) * 1989-09-21 1991-03-27 Siemens Aktiengesellschaft Schaltungsanordnung zur Generierung kombinatorischer binärer Logik mit Multiplexern und Invertern
JPH081457B2 (ja) * 1989-09-29 1996-01-10 株式会社東芝 ディジタル集積回路におけるテスト容易化回路
FR2653913B1 (fr) * 1989-10-31 1992-01-03 Sgs Thomson Microelectronics Systeme de test d'un microprocesseur.
US5023485A (en) * 1989-12-04 1991-06-11 Texas Instruments Incorporated Method and circuitry for testing a programmable logic device
JPH04140677A (ja) * 1990-10-01 1992-05-14 Toshiba Corp 半導体集積回路
US5202625A (en) * 1991-07-03 1993-04-13 Hughes Aircraft Company Method of testing interconnections in digital systems by the use of bidirectional drivers
US5323400A (en) * 1991-09-09 1994-06-21 Northern Telecom Limited Scan cell for weighted random pattern generation and method for its operation
US5198760A (en) * 1991-09-30 1993-03-30 Hughes Aircraft Company Method by which to detect direction of current flow in outputs of integrated circuits
US5377197A (en) * 1992-02-24 1994-12-27 University Of Illinois Method for automatically generating test vectors for digital integrated circuits
US5694327A (en) * 1992-09-02 1997-12-02 Texas Instruments Incorporated Asynchronous state machine attribute compeller
EP0620518B1 (en) * 1993-04-06 1999-10-06 Hewlett-Packard Company Methods and apparatus for generating linear-feedback-shift-register sequences
US5450414A (en) * 1993-05-17 1995-09-12 At&T Corp. Partial-scan built-in self-testing circuit having improved testability
TW222725B (en) * 1993-07-09 1994-04-21 Philips Electronics Nv Testing sequential logic circuit upon changing into combinatorial logic circuit
US5625825A (en) * 1993-10-21 1997-04-29 Lsi Logic Corporation Random number generating apparatus for an interface unit of a carrier sense with multiple access and collision detect (CSMA/CD) ethernet data network
US5448525A (en) * 1994-03-10 1995-09-05 Intel Corporation Apparatus for configuring a subset of an integrated circuit having boundary scan circuitry connected in series and a method thereof
JP2581018B2 (ja) * 1994-09-12 1997-02-12 日本電気株式会社 データ処理装置
US5488318A (en) * 1994-10-04 1996-01-30 Texas Instruments Multifunction register
US5502402A (en) * 1995-01-05 1996-03-26 Texas Instruments Incorporated FPGA architecture based on a single configurable logic module
US5821773A (en) * 1995-09-06 1998-10-13 Altera Corporation Look-up table based logic element with complete permutability of the inputs to the secondary signals
US5869979A (en) * 1996-04-05 1999-02-09 Altera Corporation Technique for preconditioning I/Os during reconfiguration
JP2842389B2 (ja) * 1996-07-11 1999-01-06 日本電気株式会社 乱数発生装置
US6201870B1 (en) 1997-03-20 2001-03-13 Massachusetts Institue Of Technology Pseudorandom noise sequence generator
TW384474B (en) * 1997-03-21 2000-03-11 Koninkl Philips Electronics Nv IDDQ testable programmable logic arrays
US5944845A (en) * 1997-06-26 1999-08-31 Micron Technology, Inc. Circuit and method to prevent inadvertent test mode entry
US6334199B1 (en) * 1998-01-28 2001-12-25 Nec Corporation Method of generating test patterns for a logic circuit, a system performing the method, and a computer readable medium instructing the system to perform the method
US7493540B1 (en) 1999-11-23 2009-02-17 Jansuz Rajski Continuous application and decompression of test patterns to a circuit-under-test
US6327687B1 (en) 1999-11-23 2001-12-04 Janusz Rajski Test pattern compression for an integrated circuit test environment
US6684358B1 (en) * 1999-11-23 2004-01-27 Janusz Rajski Decompressor/PRPG for applying pseudo-random and deterministic test patterns
US9664739B2 (en) 1999-11-23 2017-05-30 Mentor Graphics Corporation Continuous application and decompression of test patterns and selective compaction of test responses
US6874109B1 (en) * 1999-11-23 2005-03-29 Janusz Rajski Phase shifter with reduced linear dependency
US6557129B1 (en) 1999-11-23 2003-04-29 Janusz Rajski Method and apparatus for selectively compacting test responses
US8533547B2 (en) * 1999-11-23 2013-09-10 Mentor Graphics Corporation Continuous application and decompression of test patterns and selective compaction of test responses
US6353842B1 (en) * 1999-11-23 2002-03-05 Janusz Rajski Method for synthesizing linear finite state machines
JP3845016B2 (ja) * 1999-11-23 2006-11-15 メンター・グラフィクス・コーポレーション テスト中回路技術分野へのテストパターンの連続的な適用およびデコンプレッション
US9134370B2 (en) 1999-11-23 2015-09-15 Mentor Graphics Corporation Continuous application and decompression of test patterns and selective compaction of test responses
DE10039004A1 (de) * 2000-08-10 2002-02-21 Philips Corp Intellectual Pty Anordnung zum Testen eines integrierten Schaltkreises
US6782501B2 (en) * 2001-01-23 2004-08-24 Cadence Design Systems, Inc. System for reducing test data volume in the testing of logic products
US6999984B2 (en) * 2001-05-02 2006-02-14 Intel Corporation Modification to reconfigurable functional unit in a reconfigurable chip to perform linear feedback shift register function
US7509550B2 (en) * 2003-02-13 2009-03-24 Janusz Rajski Fault diagnosis of compressed test responses
US7437640B2 (en) * 2003-02-13 2008-10-14 Janusz Rajski Fault diagnosis of compressed test responses having one or more unknown states
ATE532133T1 (de) 2003-02-13 2011-11-15 Mentor Graphics Corp Komprimieren von testantworten unter verwendung eines kompaktors
US7302624B2 (en) * 2003-02-13 2007-11-27 Janusz Rajski Adaptive fault diagnosis of compressed test responses
JP2005134180A (ja) * 2003-10-29 2005-05-26 Nec Electronics Corp スキャンテスト方法、集積回路及びスキャンテスト回路

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3258696A (en) * 1962-10-01 1966-06-28 Multiple bistable element shift register
US3535642A (en) * 1968-03-11 1970-10-20 Webb James E Linear three-tap feedback shift register
US3651315A (en) * 1970-05-14 1972-03-21 Collins Radio Co Digital products inspection system
FR2330014A1 (fr) * 1973-05-11 1977-05-27 Ibm France Procede de test de bloc de circuits logiques integres et blocs en faisant application
US3924181A (en) * 1973-10-16 1975-12-02 Hughes Aircraft Co Test circuitry employing a cyclic code generator
US3911330A (en) * 1974-08-27 1975-10-07 Nasa Nonlinear nonsingular feedback shift registers
US3958110A (en) * 1974-12-18 1976-05-18 Ibm Corporation Logic array with testing circuitry
US4139318A (en) * 1976-03-31 1979-02-13 Cmi Corporation Method and apparatus for planing a paved roadway
CH622392A5 (US08158827-20120417-C00028.png) * 1977-09-13 1981-03-31 Patelhold Patentverwertung

Also Published As

Publication number Publication date
FR2451672B1 (US08158827-20120417-C00028.png) 1984-01-13
FR2451672A1 (fr) 1980-10-10
GB2049958A (en) 1980-12-31
GB8311223D0 (en) 1983-06-02
US4366393A (en) 1982-12-28
GB2125170B (en) 1984-08-08
GB2049958B (en) 1983-11-30
US4536881A (en) 1985-08-20
DE3009945A1 (de) 1980-09-18
GB2125170A (en) 1984-02-29

Similar Documents

Publication Publication Date Title
DE3009945C2 (de) Funktionsprüfbarer, integrierter Schaltkreis
DE3627638C2 (de) Verfahren zum Prüfen von auf Träger angeordneten integrierten Schaltungen, Träger mit derartigen integrierten Schaltungen sowie integrierte Schaltung und Prüfanordnung zum Durchführen des Verfahrens
DE69107463T2 (de) Integrierte Schaltung, System und Verfahren zur Fehlererzeugung.
DE69030528T2 (de) Verfahren und Anordnung zum Testen von Schaltungsplatten
DE3687672T2 (de) Pruefverfahren mittels gewichteten zufallsmustergenerators.
DE102006059156B4 (de) Verfahren zum Testen eines integrierten Schaltkreischips mit zumindest zwei Schaltungskernen sowie integrierter Schaltkreischip und Testsystem
DE69706245T2 (de) Lokalisierung eines fehlerhaften Moduls in einem fehlertoleranten Rechnersystem
DE2728318C2 (de) Verfahren zur Prüfung der Signalverzögerung einer einseitig verzögerungsabhängigen, stufenempfindlichen Einheit
DE60025789T2 (de) Logische eingebaute Selbstprüfung (LBIST) Steuerschaltungen, Systeme und Verfahren mit automatischer Bestimmung der maximalen Abtastkettenlänge
DE2550342C2 (de) Schaltungsanordnung zur Prüfung von Matrixanordnungen
DE2023741A1 (de) Testeinrichtung für komplexe, eine Vielzahl von Anschlußstiften aufweisende Funktionslogikschaltungen
DE2842750A1 (de) Verfahren und anordnung zur pruefung von durch monolithisch integrierten halbleiterschaltungen dargestellten sequentiellen schaltungen
DE2658611A1 (de) Vorrichtung zur erzeugung und zum empfang von digitalwoertern
EP0010173A1 (de) Halbleiterplättchen mit verbesserter Prüfbarkeit der monolithisch hochintegrierten Schaltungen
DE69724742T2 (de) Speicherfeldprüfschaltung mit Fehlermeldung
DE2644733A1 (de) Verfahren und vorrichtung zum direkten ueberpruefen des fehlerfreien betriebs von speichern bei der sequentiellen datenverarbeitung
DE2121330C3 (de) Verfahren und Schaltungsanordnung zum Prüfen digital arbeitender elektronischer Geräte und ihrer Bauteile
EP0766092A1 (de) Testbare Schaltungsanordnung mit mehreren identischen Schaltungsblöcken
DE19807237C2 (de) Halbleiterbauelement-Testgerät
DE112015002991T5 (de) Verfahren zum Managen des Betriebs einer redundanten Mehrheitsentscheidungsschaltung und zugehörige Vorrichtung
DE102015110144A1 (de) Chip und Verfahren zum Testen einer Verarbeitungskomponente eines Chips
DE2433885C3 (de) Vorrichtung zum Synchronisieren der Eingansschaltung eines elektronischen Testinstruments auf zu prüfende Signalfolgen
DE10226585C1 (de) RAM-Speicherschaltung
DE3784468T2 (de) Testbares mehrmodus-zaehlernetz und methode zur durchfuehrung des tests.
DE3838940A1 (de) Schaltung mit testfunktionsschaltung

Legal Events

Date Code Title Description
OAR Request for search filed
OB Request for examination as to novelty
OC Search report available
8110 Request for examination paragraph 44
D2 Grant after examination
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Free format text: VOSSIUS, V., DIPL.-CHEM. DR.RER.NAT. TAUCHNER, P., DIPL.-CHEM. DR.RER.NAT. HEUNEMANN, D., DIPL.-PHYS. DR.RER.NAT. RAUH, P., DIPL.-CHEM. DR.RER.NAT., PAT.-ANWAELTE, 8000 MUENCHEN

8328 Change in the person/name/address of the agent

Free format text: TAUCHNER, P., DIPL.-CHEM. DR.RER.NAT. HEUNEMANN, D., DIPL.-PHYS. DR.RER.NAT. RAUH, P., DIPL.-CHEM. DR.RER.NAT., PAT.-ANWAELTE, 8000 MUENCHEN

8339 Ceased/non-payment of the annual fee