DE2801680A1 - Verfahren zur herstellung einer halbleitereinrichtung - Google Patents

Verfahren zur herstellung einer halbleitereinrichtung

Info

Publication number
DE2801680A1
DE2801680A1 DE19782801680 DE2801680A DE2801680A1 DE 2801680 A1 DE2801680 A1 DE 2801680A1 DE 19782801680 DE19782801680 DE 19782801680 DE 2801680 A DE2801680 A DE 2801680A DE 2801680 A1 DE2801680 A1 DE 2801680A1
Authority
DE
Germany
Prior art keywords
layer
polyoxide
polysilicon
substrate
oxidation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
DE19782801680
Other languages
German (de)
English (en)
Inventor
Terry George Athanas
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CTU of Delaware Inc
Original Assignee
Mostek Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mostek Corp filed Critical Mostek Corp
Publication of DE2801680A1 publication Critical patent/DE2801680A1/de
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
    • H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H10D64/01332—Making the insulator
    • H10D64/0135—Making the insulator by deposition of a layer, e.g. metal, metal compound or polysilicon, followed by transformation thereof into the insulator
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/61—Formation of materials, e.g. in the shape of layers or pillars of insulating materials using masks
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
    • H10P14/6302—Non-deposition formation processes
    • H10P14/6304—Formation by oxidation, e.g. oxidation of the substrate
    • H10P14/6306—Formation by oxidation, e.g. oxidation of the substrate of the semiconductor materials
    • H10P14/6308—Formation by oxidation, e.g. oxidation of the substrate of the semiconductor materials of Group IV semiconductors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
    • H10P14/6302—Non-deposition formation processes
    • H10P14/6304—Formation by oxidation, e.g. oxidation of the substrate
    • H10P14/6306—Formation by oxidation, e.g. oxidation of the substrate of the semiconductor materials
    • H10P14/6308—Formation by oxidation, e.g. oxidation of the substrate of the semiconductor materials of Group IV semiconductors
    • H10P14/6309—Formation by oxidation, e.g. oxidation of the substrate of the semiconductor materials of Group IV semiconductors of silicon in uncombined form, i.e. pure silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
    • H10P14/6302—Non-deposition formation processes
    • H10P14/6322—Formation by thermal treatments
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/65—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials
    • H10P14/6502—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed before formation of the materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
    • H10P32/30—Diffusion for doping of conductive or resistive layers
    • H10P32/302—Doping polycrystalline silicon or amorphous silicon layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
    • H10P76/40—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising inorganic materials

Landscapes

  • Formation Of Insulating Films (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Element Separation (AREA)
  • Weting (AREA)
  • Local Oxidation Of Silicon (AREA)
DE19782801680 1977-01-17 1978-01-16 Verfahren zur herstellung einer halbleitereinrichtung Ceased DE2801680A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US75980377A 1977-01-17 1977-01-17

Publications (1)

Publication Number Publication Date
DE2801680A1 true DE2801680A1 (de) 1978-07-20

Family

ID=25057013

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19782801680 Ceased DE2801680A1 (de) 1977-01-17 1978-01-16 Verfahren zur herstellung einer halbleitereinrichtung

Country Status (5)

Country Link
JP (1) JPS5812732B2 (https=)
DE (1) DE2801680A1 (https=)
FR (1) FR2377703A1 (https=)
GB (1) GB1593694A (https=)
IT (1) IT1089298B (https=)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3334557A1 (de) * 1982-09-24 1984-04-05 Hitachi Microcomputer Engineering Ltd., Kodaira, Tokyo Permanentspeicher
DE3434727A1 (de) * 1983-09-24 1985-04-11 Sharp K.K., Osaka Verfahren zur herstellung von siliciumcarbid(sic)-metalloxidhalbleiter-(mos)-bauteilen
CN112002648A (zh) * 2020-07-14 2020-11-27 全球能源互联网研究院有限公司 一种碳化硅功率器件的制备方法及碳化硅功率器件

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4268951A (en) * 1978-11-13 1981-05-26 Rockwell International Corporation Submicron semiconductor devices
JPS5941870A (ja) * 1982-08-25 1984-03-08 Toshiba Corp 半導体装置の製造方法
GB2131407B (en) * 1982-11-12 1987-02-04 Rca Corp Method of formation of silicon dioxide layer
JPS59184547A (ja) * 1983-04-04 1984-10-19 Agency Of Ind Science & Technol 半導体装置及びその製造方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3966501A (en) * 1973-03-23 1976-06-29 Mitsubishi Denki Kabushiki Kaisha Process of producing semiconductor devices
JPS5536185B2 (https=) * 1973-05-08 1980-09-19
US3911168A (en) * 1973-06-01 1975-10-07 Fairchild Camera Instr Co Method for forming a continuous layer of silicon dioxide over a substrate
US3874920A (en) * 1973-06-28 1975-04-01 Ibm Boron silicide method for making thermally oxidized boron doped poly-crystalline silicon having minimum resistivity
US3899373A (en) * 1974-05-20 1975-08-12 Ibm Method for forming a field effect device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3334557A1 (de) * 1982-09-24 1984-04-05 Hitachi Microcomputer Engineering Ltd., Kodaira, Tokyo Permanentspeicher
DE3434727A1 (de) * 1983-09-24 1985-04-11 Sharp K.K., Osaka Verfahren zur herstellung von siliciumcarbid(sic)-metalloxidhalbleiter-(mos)-bauteilen
CN112002648A (zh) * 2020-07-14 2020-11-27 全球能源互联网研究院有限公司 一种碳化硅功率器件的制备方法及碳化硅功率器件

Also Published As

Publication number Publication date
FR2377703B1 (https=) 1985-04-12
IT1089298B (it) 1985-06-18
FR2377703A1 (fr) 1978-08-11
JPS5812732B2 (ja) 1983-03-10
JPS5390776A (en) 1978-08-09
GB1593694A (en) 1981-07-22

Similar Documents

Publication Publication Date Title
EP0001550B1 (de) Integrierte Halbleiteranordnung für eine Bauelementstruktur mit kleinen Abmessungen und zugehöriges Herstellungsvefahren
EP0036634B1 (de) Verfahren zur Herstellung einer bipolaren Transistorstruktur
DE3019850C2 (https=)
DE69030415T2 (de) Verfahren zur Herstellung eines DMOS Transistors
DE3628488C2 (de) Verfahren zur Herstellung von Isolationsstrukturen in MOS-Bauelementen
DE2745857C2 (https=)
DE2700873C2 (de) Verfahren zur Herstellung von komplementären Isolierschicht-Feldeffekttransistoren
DE3688929T2 (de) Verfahren zum Herstellen von IGFETs mit minimaler Übergangstiefe durch epitaktische Rekristallisation.
DE4116690C2 (de) Elementisolationsaufbau einer Halbleitereinrichtung und Verfahren zur Herstellung derselben
EP0025854B1 (de) Verfahren zum Herstellen von bipolaren Transistoren
DE3688057T2 (de) Halbleitervorrichtung und Methode zur Herstellung.
DE2734694A1 (de) Isolierschicht-feldeffekttransistor mit kleiner kanallaenge und verfahren zu seiner herstellung
EP0001574B1 (de) Halbleiteranordnung für Widerstandsstrukturen in hochintegrierten Schaltkreisen und Verfahren zur Herstellung dieser Halbleiteranordnung
EP0071665B1 (de) Verfahren zum Herstellen einer monolithisch integrierten Festkörperschaltung mit mindestens einem bipolaren Planartransistor
DE2455730A1 (de) Stabilisierte halbleiter-bauelemente und verfahren zur herstellung derselben
DE2445879C2 (de) Verfahren zum Herstellen eines Halbleiterbauelementes
DE3334337A1 (de) Verfahren zur herstellung einer integrierten halbleitereinrichtung
DE3030385C2 (de) Verfahren zur Herstellung einer MOS-Halbleitervorrichtung
DE2605830A1 (de) Verfahren zur herstellung von halbleiterbauelementen
DE2160427A1 (de) Halbleiteranordnung mit einem Halb leiterwiderstand und Verfahren zur Her stellung einer derartigen Anordnung
DE2718449A1 (de) Verfahren zur herstellung einer halbleiteranordnung und durch dieses verfahren hergestellte anordnung
DE2365056A1 (de) Verfahren zur herstellung von halbleitereinrichtungen unter oertlicher oxidation einer silicium-oberflaeche
DE2729973A1 (de) Verfahren zur herstellung einer halbleiteranordnung
DE69105621T2 (de) Herstellungsverfahren eines Kanals in MOS-Halbleiteranordnung.
DE2448478A1 (de) Verfahren zum herstellen von pn-halbleiteruebergaengen

Legal Events

Date Code Title Description
OB Request for examination as to novelty
8127 New person/name/address of the applicant

Owner name: MOSTEK CORP. (N.D.GES.D.STAATES DELAWARE), CARROLL

8110 Request for examination paragraph 44
8131 Rejection