DE2740565B1 - Schreib-Lese-Ansteueranordnung fuer einen Bipolarhalbleiterspeicher - Google Patents
Schreib-Lese-Ansteueranordnung fuer einen BipolarhalbleiterspeicherInfo
- Publication number
- DE2740565B1 DE2740565B1 DE2740565A DE2740565A DE2740565B1 DE 2740565 B1 DE2740565 B1 DE 2740565B1 DE 2740565 A DE2740565 A DE 2740565A DE 2740565 A DE2740565 A DE 2740565A DE 2740565 B1 DE2740565 B1 DE 2740565B1
- Authority
- DE
- Germany
- Prior art keywords
- output
- read
- stage
- write
- outputs
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/414—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the bipolar type
- G11C11/416—Read-write [R-W] circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE2740565A DE2740565B1 (de) | 1977-09-08 | 1977-09-08 | Schreib-Lese-Ansteueranordnung fuer einen Bipolarhalbleiterspeicher |
| FR7825157A FR2402919A1 (fr) | 1977-09-08 | 1978-08-31 | Dispositif de commande d'inscription/lecture pour une memoire a semiconducteurs bipolaire |
| US05/938,408 US4204276A (en) | 1977-09-08 | 1978-08-31 | Write-read drive arrangement for a bipolar semiconductor memory |
| GB7835748A GB2004154B (en) | 1977-09-08 | 1978-09-06 | Bipolar semiconductor store |
| JP11054878A JPS5450243A (en) | 1977-09-08 | 1978-09-08 | Bipolar memory writing and reading controller |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE2740565A DE2740565B1 (de) | 1977-09-08 | 1977-09-08 | Schreib-Lese-Ansteueranordnung fuer einen Bipolarhalbleiterspeicher |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE2740565B1 true DE2740565B1 (de) | 1978-10-19 |
| DE2740565C2 DE2740565C2 (sv) | 1979-06-21 |
Family
ID=6018465
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE2740565A Granted DE2740565B1 (de) | 1977-09-08 | 1977-09-08 | Schreib-Lese-Ansteueranordnung fuer einen Bipolarhalbleiterspeicher |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US4204276A (sv) |
| JP (1) | JPS5450243A (sv) |
| DE (1) | DE2740565B1 (sv) |
| FR (1) | FR2402919A1 (sv) |
| GB (1) | GB2004154B (sv) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0025289A2 (en) * | 1979-08-23 | 1981-03-18 | Fujitsu Limited | Semiconductor memory device with multi-emitter transistor cells |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5833634B2 (ja) * | 1979-02-28 | 1983-07-21 | 富士通株式会社 | メモリセルアレイの駆動方式 |
| DE3227121A1 (de) * | 1982-07-20 | 1984-01-26 | Siemens AG, 1000 Berlin und 8000 München | Schaltungsanordnung zum lesen bipolarer speicherzellen |
| JPS6080195A (ja) * | 1983-10-07 | 1985-05-08 | Fujitsu Ltd | 半導体記憶装置 |
| JPS6168796A (ja) * | 1985-09-04 | 1986-04-09 | Hitachi Ltd | 半導体記憶装置 |
| JPH06123271A (ja) * | 1992-05-11 | 1994-05-06 | Daiyamondo Denki Kk | 内燃機関用点火制御装置 |
| US8463723B2 (en) * | 2009-03-01 | 2013-06-11 | International Business Machines Corporation | Electronic synapse |
| US7978510B2 (en) * | 2009-03-01 | 2011-07-12 | International Businesss Machines Corporation | Stochastic synapse memory element with spike-timing dependent plasticity (STDP) |
-
1977
- 1977-09-08 DE DE2740565A patent/DE2740565B1/de active Granted
-
1978
- 1978-08-31 US US05/938,408 patent/US4204276A/en not_active Expired - Lifetime
- 1978-08-31 FR FR7825157A patent/FR2402919A1/fr active Granted
- 1978-09-06 GB GB7835748A patent/GB2004154B/en not_active Expired
- 1978-09-08 JP JP11054878A patent/JPS5450243A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0025289A2 (en) * | 1979-08-23 | 1981-03-18 | Fujitsu Limited | Semiconductor memory device with multi-emitter transistor cells |
| EP0025289A3 (en) * | 1979-08-23 | 1981-03-25 | Fujitsu Limited | Semiconductor memory device with multi-emitter transistor cells |
Also Published As
| Publication number | Publication date |
|---|---|
| GB2004154A (en) | 1979-03-21 |
| JPS6129066B2 (sv) | 1986-07-04 |
| US4204276A (en) | 1980-05-20 |
| DE2740565C2 (sv) | 1979-06-21 |
| JPS5450243A (en) | 1979-04-20 |
| GB2004154B (en) | 1982-03-24 |
| FR2402919B1 (sv) | 1985-03-01 |
| FR2402919A1 (fr) | 1979-04-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0012796B1 (de) | Speicheranordnung mit Speicherzellen zum gleichzeitigen Einlesen und Auslesen von Information | |
| DE2930424C3 (de) | Schaltung zum Bestimmen, ob eine Spannung einen hohen oder einen niedrigen Pegel hat | |
| DE2010366B2 (de) | Verfahren und einrichtung zum einschreiben von informationen in einen nur zum ablesen bestimmten speicher | |
| DE2925925C2 (de) | Informationsspeicher | |
| DE2460225C3 (de) | Schreib-Lese-Verstärker | |
| DE2740565B1 (de) | Schreib-Lese-Ansteueranordnung fuer einen Bipolarhalbleiterspeicher | |
| DE1524900C3 (de) | Bistabile Speicherzelle mit zwei Transistoren | |
| DE2738187C2 (de) | Schaltungsanordnung für mehrere auf einem Bipolar-Baustein angeordnete Speicherzellen mit einer Regelschaltung zur Kennlinien-Anpassung der Speicherzellen | |
| DE2152706B2 (de) | Monolithischer integrierter halbleiterspeicher fuer binaere daten | |
| DE1774987B2 (de) | Elektronische Rechenmaschine. Ausscheidung aus: 1549455 | |
| DE1219082B (de) | Differentialverstaerkerschaltung fuer einen Matrix-Schreib-Lese-Kreis | |
| DE2740565C3 (sv) | ||
| DE2618760C3 (de) | Halbleiter-Speichervorrichtung | |
| DE2246756C3 (de) | Elektronischer Datenspeicher | |
| DE2740353C2 (de) | ECL-kompatibler Registerbaustein mit bipolaren Speicherzellen | |
| EP0588111B1 (de) | Speicherelement | |
| DE2739663C2 (sv) | ||
| DE2744490C2 (de) | Bipolar-Halbleiterspeicher | |
| DE1574759C (de) | Magnetkernspeicher mit gemeinsamer Schreib und Leseleitung | |
| DE1524774C (de) | Elektronisches Speicherelement | |
| DE1499744C (de) | Elektronisches Speicherelement mit zwei Transistoren | |
| DE2209426C3 (de) | Speichereinrichtung willkürlicher Zugriffsmöglichkeit | |
| DE2427180C2 (de) | Assoziativer Speicher | |
| DE1499744B2 (de) | Elektronisches speicherelement mit zwei transistoren | |
| DE2554707A1 (de) | Direktzugriffsspeicher |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8339 | Ceased/non-payment of the annual fee |