DE2013546A1 - Verfahren zur Herstellung isolierter Halbleiterbereiche - Google Patents

Verfahren zur Herstellung isolierter Halbleiterbereiche

Info

Publication number
DE2013546A1
DE2013546A1 DE19702013546 DE2013546A DE2013546A1 DE 2013546 A1 DE2013546 A1 DE 2013546A1 DE 19702013546 DE19702013546 DE 19702013546 DE 2013546 A DE2013546 A DE 2013546A DE 2013546 A1 DE2013546 A1 DE 2013546A1
Authority
DE
Germany
Prior art keywords
semiconductor substrate
semiconductor
layer
etching
insulating layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE19702013546
Other languages
German (de)
English (en)
Inventor
Heinz Dr 8000 München Henker
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens Corp
Original Assignee
Siemens Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Corp filed Critical Siemens Corp
Priority to DE19702013546 priority Critical patent/DE2013546A1/de
Priority to CH336271A priority patent/CH522961A/de
Priority to AT211071A priority patent/AT334977B/de
Priority to NL7103589A priority patent/NL7103589A/xx
Priority to SE03607/71A priority patent/SE358256B/xx
Priority to FR7109674A priority patent/FR2083459B1/fr
Priority to US00126724A priority patent/US3776788A/en
Priority to GB24817/71A priority patent/GB1279588A/en
Publication of DE2013546A1 publication Critical patent/DE2013546A1/de
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
    • H10W10/019—Manufacture or treatment of isolation regions comprising dielectric materials using epitaxial passivated integrated circuit [EPIC] processes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/026—Deposition thru hole in mask
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/049—Equivalence and options
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/051—Etching
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/085—Isolated-integrated
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/097—Lattice strain and defects
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/135—Removal of substrate
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/914—Doping
    • Y10S438/924—To facilitate selective etching
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/928—Front and rear surface processing

Landscapes

  • Element Separation (AREA)
  • Weting (AREA)
DE19702013546 1970-03-20 1970-03-20 Verfahren zur Herstellung isolierter Halbleiterbereiche Pending DE2013546A1 (de)

Priority Applications (8)

Application Number Priority Date Filing Date Title
DE19702013546 DE2013546A1 (de) 1970-03-20 1970-03-20 Verfahren zur Herstellung isolierter Halbleiterbereiche
CH336271A CH522961A (de) 1970-03-20 1971-03-08 Verfahren zur Herstellung isolierter Halbleiterbereiche
AT211071A AT334977B (de) 1970-03-20 1971-03-11 Verfahren zur herstellung isolierter halbleiterbereiche
NL7103589A NL7103589A (https=) 1970-03-20 1971-03-17
SE03607/71A SE358256B (https=) 1970-03-20 1971-03-19
FR7109674A FR2083459B1 (https=) 1970-03-20 1971-03-19
US00126724A US3776788A (en) 1970-03-20 1971-03-22 Method of producing insulated semiconductor regions
GB24817/71A GB1279588A (en) 1970-03-20 1971-04-19 Improvements in or relating to the production of insulated semi-conductor regions in a composite body

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19702013546 DE2013546A1 (de) 1970-03-20 1970-03-20 Verfahren zur Herstellung isolierter Halbleiterbereiche

Publications (1)

Publication Number Publication Date
DE2013546A1 true DE2013546A1 (de) 1971-09-30

Family

ID=5765809

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19702013546 Pending DE2013546A1 (de) 1970-03-20 1970-03-20 Verfahren zur Herstellung isolierter Halbleiterbereiche

Country Status (8)

Country Link
US (1) US3776788A (https=)
AT (1) AT334977B (https=)
CH (1) CH522961A (https=)
DE (1) DE2013546A1 (https=)
FR (1) FR2083459B1 (https=)
GB (1) GB1279588A (https=)
NL (1) NL7103589A (https=)
SE (1) SE358256B (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3884733A (en) * 1971-08-13 1975-05-20 Texas Instruments Inc Dielectric isolation process
US3997381A (en) * 1975-01-10 1976-12-14 Intel Corporation Method of manufacture of an epitaxial semiconductor layer on an insulating substrate
US4054497A (en) * 1975-10-06 1977-10-18 Honeywell Inc. Method for electrolytically etching semiconductor material
US4349394A (en) * 1979-12-06 1982-09-14 Siemens Corporation Method of making a zener diode utilizing gas-phase epitaxial deposition
US4554059A (en) * 1983-11-04 1985-11-19 Harris Corporation Electrochemical dielectric isolation technique
JP2833519B2 (ja) * 1994-09-27 1998-12-09 日本電気株式会社 絶縁膜上の半導体膜の薄膜化方法および薄膜化装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL153947B (nl) * 1967-02-25 1977-07-15 Philips Nv Werkwijze voor het vervaardigen van halfgeleiderinrichtingen, waarbij een selectief elektrolytisch etsproces wordt toegepast en halfgeleiderinrichting verkregen met toepassing van de werkwijze.

Also Published As

Publication number Publication date
FR2083459A1 (https=) 1971-12-17
NL7103589A (https=) 1971-09-22
ATA211071A (de) 1976-06-15
FR2083459B1 (https=) 1977-01-28
SE358256B (https=) 1973-07-23
CH522961A (de) 1972-05-15
AT334977B (de) 1977-02-10
GB1279588A (en) 1972-06-28
US3776788A (en) 1973-12-04

Similar Documents

Publication Publication Date Title
DE1614283C3 (de) Verfahren zum Herstellen einer Halbleiteranordnung
DE3888885T2 (de) Halbleiteranordnung und verfahren zur herstellung.
DE69324074T2 (de) Verfahren zur Bildung von Kurzschlussgebieten für Halbleiterbauelemente mit isoliertem Gatter
DE4116690C2 (de) Elementisolationsaufbau einer Halbleitereinrichtung und Verfahren zur Herstellung derselben
DE69132676T2 (de) Verfahren zur Herstellung einer Halbleiteranordnung mit einem Graben für die Isolationkomponenten
DE2109874C3 (de) Halbleiterbauelement mit einem monokristallinen Siliziumkörper und Verfahren zum Herstellen
DE3202608C2 (https=)
DE1439935A1 (de) Halbleitereinrichtung und Verfahren zu deren Herstellung
DE2502235A1 (de) Ladungskopplungs-halbleiteranordnung
DE69513469T2 (de) Silizium-auf-Isolator-Substrat und dessen Herstellungsverfahren
DE3242736A1 (de) Verfahren zum herstellen feldgesteuerter elemente mit in vertikalen kanaelen versenkten gittern, einschliesslich feldeffekt-transistoren und feldgesteuerten thyristoren
DE2749607B2 (de) Halbleiteranordnung und Verfahren zu deren Herstellung
DE2454705A1 (de) Ladungskopplungsanordnung
DE2115455A1 (de) Halbleiterbauteil
DE2615438A1 (de) Verfahren zur herstellung von schaltungskomponenten integrierter schaltungen in einem siliziumsubstrat
DE2453279C3 (de) Halbleiteranordnung
DE2133979C3 (de) Verfahren zur Herstellung einer Halbleiteranordnung
DE2013546A1 (de) Verfahren zur Herstellung isolierter Halbleiterbereiche
DE1439758C3 (de) Verfahren zur Herstellung von Transistoren
DE1802849B2 (de) Verfahren zum herstellen einer monolithischen schaltung
DE2320420A1 (de) Verfahren zur herstellung eines leitfaehigen verbindungsmusters auf halbleiterschaltungen sowie nach dem verfahren hergestellte anordnungen
DE7130637U (de) Halbleiteranordnung auf einem halbleitertraeger
DE2651423A1 (de) Verfahren zum herstellen dielektrisch isolierter, integrierter halbleiteranordnungen
DE1285625C2 (de) Verfahren zur herstellung eines halbleiterbauelements
DE3716470C2 (de) Verfahren zur Herstellung eines strukturierten Halbleiterkörpers

Legal Events

Date Code Title Description
OHJ Non-payment of the annual fee