DE102012112769A1 - Modul mit einer diskreten Vorrichtung, die auf einem DCB-Substrat montiert ist - Google Patents

Modul mit einer diskreten Vorrichtung, die auf einem DCB-Substrat montiert ist Download PDF

Info

Publication number
DE102012112769A1
DE102012112769A1 DE102012112769A DE102012112769A DE102012112769A1 DE 102012112769 A1 DE102012112769 A1 DE 102012112769A1 DE 102012112769 A DE102012112769 A DE 102012112769A DE 102012112769 A DE102012112769 A DE 102012112769A DE 102012112769 A1 DE102012112769 A1 DE 102012112769A1
Authority
DE
Germany
Prior art keywords
substrate
metal
discrete device
dcb
semiconductor chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE102012112769A
Other languages
English (en)
Inventor
Ralf Otremba
Roland Rupp
Daniel Domes
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Publication of DE102012112769A1 publication Critical patent/DE102012112769A1/de
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/16Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • H01L23/24Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135Double encapsulation or coating and encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49517Additional leads
    • H01L23/49524Additional leads the additional leads being a tape carrier or flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49562Geometry of the lead-frame for devices being provided for in H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49575Assemblies of semiconductor devices on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/41Structure, shape, material or disposition of the strap connectors after the connecting process of a plurality of strap connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04026Bonding areas specifically adapted for layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04034Bonding areas specifically adapted for strap connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05639Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05655Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05664Palladium [Pd] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05666Titanium [Ti] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05669Platinum [Pt] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05671Chromium [Cr] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601Structure
    • H01L2224/0603Bonding areas having different sizes, e.g. different heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0618Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241Disposition
    • H01L2224/24151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29139Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199Material of the matrix
    • H01L2224/2929Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • H01L2224/293Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29339Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • H01L2224/293Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29344Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • H01L2224/293Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29347Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • H01L2224/293Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29355Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/37124Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37155Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/3716Iron [Fe] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/3754Coating
    • H01L2224/37599Material
    • H01L2224/376Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37639Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/3754Coating
    • H01L2224/37599Material
    • H01L2224/376Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37647Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/3754Coating
    • H01L2224/37599Material
    • H01L2224/376Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37655Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/3754Coating
    • H01L2224/37599Material
    • H01L2224/376Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/3766Iron [Fe] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/4005Shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/4005Shape
    • H01L2224/4009Loop shape
    • H01L2224/40095Kinked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401Disposition
    • H01L2224/40135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/40137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401Disposition
    • H01L2224/40151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/40227Connecting the strap to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401Disposition
    • H01L2224/40151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/40247Connecting the strap to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/41Structure, shape, material or disposition of the strap connectors after the connecting process of a plurality of strap connectors
    • H01L2224/4101Structure
    • H01L2224/4103Connectors having different sizes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/41Structure, shape, material or disposition of the strap connectors after the connecting process of a plurality of strap connectors
    • H01L2224/4105Shape
    • H01L2224/41051Connectors having different shapes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/4501Shape
    • H01L2224/45012Cross-sectional shape
    • H01L2224/45015Cross-sectional shape being circular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48464Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area also being a ball bond, i.e. ball-to-ball
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48717Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48724Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48738Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48739Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48738Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48744Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48738Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48747Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48738Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48755Nickel (Ni) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48763Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/48764Palladium (Pd) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48763Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/48766Titanium (Ti) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48763Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/48769Platinum (Pt) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48763Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/48771Chromium (Cr) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73221Strap and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73263Layer and strap connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83191Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83192Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • H01L2224/8381Soldering or alloying involving forming an intermetallic compound at the bonding interface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • H01L2224/8382Diffusion bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83851Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848Bonding techniques
    • H01L2224/84801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848Bonding techniques
    • H01L2224/84801Soldering or alloying
    • H01L2224/8482Diffusion bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848Bonding techniques
    • H01L2224/8485Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85447Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92Specific sequence of method steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01327Intermediate phases, i.e. intermetallics compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1027IV
    • H01L2924/10271Silicon-germanium [SiGe]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1027IV
    • H01L2924/10272Silicon Carbide [SiC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1032III-V
    • H01L2924/10329Gallium arsenide [GaAs]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12042LASER
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13062Junction field-effect transistor [JFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • H01L2924/141Analog devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • H01L2924/143Digital devices
    • H01L2924/1431Logic devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • H01L2924/143Digital devices
    • H01L2924/1434Memory
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/146Mixed devices
    • H01L2924/1461MEMS
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19105Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate

Abstract

Ein Modul enthält ein DCB-Substrat und eine diskrete Vorrichtung, die auf dem DCB-Substrat montiert ist, wobei die diskrete Vorrichtung einen Leadframe, einen Halbleiterchip, der auf dem Leadframe montiert ist, und ein Einkapselungsmaterial, das den Halbleiterchip bedeckt, aufweist.

Description

  • Diese Erfindung betrifft ein Modul mit einer diskreten Vorrichtung, die auf einem DCB-Substrat montiert ist, und ein Verfahren zu dessen Herstellung.
  • In Halbleitermodulen sind häufig unverpackte (oder ungekapselte, engl. unpackaged) Halbleiterchips mit integrierten Schaltungen direkt auf DCB(Direktkupferbondung, engl. direct copper bonding)-Substraten montiert. Bonddrähte aus Aluminium werden für eine Kopplung von Kontaktstellen (oder Kontaktpads) der Halbleiterchips an das DCB-Substrat verwendet. Aufgrund der Tatsache, dass die Bonddrähte während der Herstellung und während des Betriebs solcher Module leicht beschädigt werden, schränken die Bonddrähte die Herstellungsausbeute und Betriebszeit der Module ein.
  • Die beiliegenden Zeichnungen sind für ein besseres Verständnis von Ausführungsformen vorgesehen und sind in diese Beschreibung eingefügt und bilden einen Teil derselben. Die Zeichnungen zeigen Ausführungsformen und dienen gemeinsam mit der Beschreibung der Erklärung von Prinzipien von Ausführungsformen. Andere Ausführungsformen und viele der beabsichtigten Vorteile von Ausführungsformen sind klar erkennbar, da sie unter Bezugnahme auf die folgende ausführliche Beschreibung verständlicher werden. Die Elemente der Zeichnungen sind relativ zueinander nicht unbedingt maßstabgetreu. Gleiche Bezugszeichen bezeichnen entsprechende gleiche Teile.
  • 1 zeigt schematisch eine Querschnittsansicht einer Ausführungsform eines Moduls mit einer diskreten Vorrichtung, die auf einem DCB-Substrat montiert ist;
  • 2A2G zeigen schematisch eine Querschnittsansicht einer Ausführungsform eines Verfahrens, das die Montage einer diskreten Vorrichtung auf einem DCB-Substrat, die Montage des DCB-Substrats auf einem Metallträger und die Anordnung eines Gehäuse auf dem Metallträger enthält;
  • 3A3F zeigen schematisch eine Querschnittsansicht einer Ausführungsform eines Verfahrens, das die Montage eines Halbleiterchips auf einem Leadframe und das Bedecken des Halbleiterchips mit Einkapselungsmaterial zur Herstellung einer diskreten Vorrichtung enthält;
  • 4 zeigt schematisch eine Querschnittsansicht einer Ausführungsform eines Moduls, das die diskrete Vorrichtung, die in 3F dargestellt ist, montiert auf einem DCB-Substrat enthält;
  • 5 zeigt schematisch eine perspektivische Ansicht einer Ausführungsform einer diskreten Vorrichtung, die zwei übereinander gestapelte Leistungshalbleiterchips enthält;
  • 6 zeigt schematisch eine Querschnittsansicht und Draufsicht einer Ausführungsform einer diskreten Vorrichtung, die zwei Leistungshalbleiterchips enthält, die auf einem Leadframe montiert sind; und
  • 7 zeigt schematisch eine Querschnittsansicht und Draufsicht einer Ausführungsform einer diskreten Vorrichtung, die zwei Leistungshalbleiterchips enthält, die auf einem Leadframe montiert sind.
  • In der folgenden ausführlichen Beschreibung wird auf die beiliegenden Zeichnungen Bezug genommen, die einen Teil hiervon bilden und in welchen zur Veranschaulichung spezifische Ausführungsformen dargestellt sind, in welchen die Erfindung ausgeführt werden kann. In dieser Hinsicht werden Richtungsangaben, wie ”oben”, ”unten”, ”vorne”, ”hinten”, ”vordere”, ”hintere”, usw. unter Bezugnahme auf die Orientierung der beschriebenen Figur(en) verwendet. Da Komponenten von Ausführungsformen in zahlreichen verschiedenen Orientierungen angeordnet sein können, werden die Richtungsangaben zur Veranschaulichung verwendet und sind in keiner Weise einschränkend. Es ist klar, dass andere Ausführungsformen verwendet werden können und strukturelle oder logische Veränderungen vorgenommen werden können, ohne vom Konzept der vorliegenden Erfindung abzuweichen. Die folgende ausführliche Beschreibung ist daher nicht in einem einschränkenden Sinn zu verstehen.
  • Es ist klar, dass die Merkmale der verschiedenen beispielhaften, hierin beschriebenen Ausführungsformen miteinander kombiniert werden können, falls nicht anders angegeben.
  • Wie in dieser Beschreibung verwendet, sollen die Begriffe ”gekoppelt” und/oder ”elektrisch gekoppelt” nicht bedeuten, dass die Elemente direkt aneinander gekoppelt sein müssen; es können Zwischenelemente zwischen den ”gekoppelten” oder ”elektrisch gekoppelten” Elementen vorgesehen sein.
  • Im Folgenden sind diskrete Vorrichtungen beschrieben, die Halbleiterchips, insbesondere Leistungshalbleiterchips enthalten. Die Halbleiterchips können verschiedener Art sein, können durch unterschiedliche Technologien hergestellt werden und können zum Beispiel integrierte elektrische, elektro-optische oder elektro-mechanische Schaltungen oder passive Elemente enthalten. Die integrierten Schaltungen können zum Beispiel als logische integrierte Schaltungen, analoge integrierte Schaltungen, integrierte Schaltungen mit gemischtem Signal (engl. mixed signal ICs), integrierte Leistungsschaltungen, Speicherschaltungen oder integrierte passive Elemente ausgebildet sein. Ferner können die Halbleiterchips als so genannte MEMS (mechanische Mikro-Elektrosysteme) ausgebildet sein und können mikro-mechanische Strukturen, wie Brücken, Membrane oder Zungenstrukturen enthalten. Die Halbleiterchips können als Sensoren oder Aktuatoren, zum Beispiel Drucksensoren, Beschleunigungssensoren, Drehsensoren, Magnetfeldsensoren, elektro-magnetische Feldsensoren, Mikrophone usw. ausgebildet sein. Die Halbleiterchips müssen nicht aus spezifischem Halbleitermaterial hergestellt werden, zum Beispiel, Si, SiC, SiGe, GaAs, und können ferner anorganische und/oder organische Materialien enthalten, die keine Halbleiter sind, wie zum Beispiel Isolatoren, Kunststoffe oder Metalle. Ferner können die Halbleiterchips verpackt (oder gehäust, engl. packaged) oder unverpackt (oder ungehäust, engl. unpackaged) sein.
  • Insbesondere können Halbleiterchips mit einer vertikalen Struktur enthalten sein, das heißt, dass die Halbleiterchips derart hergestellt werden können, dass elektrische Ströme in eine Richtung senkrecht zu den Hauptflächen der Halbleiterchips fließen können. Ein Halbleiterchip mit einer vertikalen Struktur hat an seinen zwei Hauptflächen Elektroden, das heißt, an seiner oberen Seite und unteren Seite. Insbesondere können Leistungshalbleiterchips eine vertikale Struktur haben und Lastelektroden auf beiden Hauptflächen haben. Die vertikalen Leistungshalbleiterchips können zum Beispiel als Leistungs-MOSFETs (Metal Oxide Semiconductor Field Effect Transistors), IGBTs (Insulated Gate Bipolar Transistors), JFETs (Junction Gate Field Effect Transistors) oder bipolare Leistungstransistoren gestaltet sein. Zum Beispiel können sich die Source-Elektrode und Gate-Elektrode eines Leistungs-MOSFET auf einer Fläche befinden, während die Drain-Elektrode des Leistungs-MOSFET auf der anderen Fläche angeordnet ist. Zusätzlich können die in der Folge beschriebenen Vorrichtungen integrierte Schaltungen zur Steuerung der integrierten Schaltungen der Leistungshalbleiterchips enthalten.
  • Die Halbleiterchips haben Kontaktstellen (oder Kontaktelemente oder Kontaktpads oder Anschlussklemmen oder Anschlussterminals), welche die Herstellung eines elektrischen Kontakts mit den integrierten Schaltungen ermöglichen, die in den Halbleiterchips enthalten sind. Die Kontaktstellen können eine oder mehrere Metallschichten enthalten, die auf das Halbleitermaterial aufgebracht werden. Die Metallschichten können mit jeder gewünschten geometrischen Form und jeder gewünschten Materialzusammensetzung hergestellt werden. Die Metallschichten können zum Beispiel die Form einer Schicht aufweisen, die eine Fläche bedeckt. Jedes gewünschte Metall oder jede gewünschte Metalllegierung, zum Beispiel Aluminium, Titan, Gold, Silber, Kupfer, Palladium, Platin, Nickel, Chrom oder Nickelvanadium, kann als das Material verwendet werden. Die Metallschichten müssen nicht homogen sein oder aus nur einem Material hergestellt sein, das heißt, verschiedene Zusammensetzungen und Konzentrationen der Materialien, die in den Metallschichten enthalten sind, sind möglich.
  • Die in der Folge beschriebenen Vorrichtungen können in einer diskreten Form mit zwei oder mehr elektrischen Anschlussklemmen (engl. terminals) vorgesehen sein. Die elektrischen Anschlussklemmen der diskreten Vorrichtungen sollen an ein DCB-Substrat, zum Beispiel durch Löten angeschlossen werden. Die diskreten Vorrichtungen enthalten einen oder mehrere Halbleiterchip(s), der bzw. die auf einem Leadframe montiert sein kann (können). Der Leadframe enthält Die-Pads und Anschlussdrähte (oder Anschlüsse, engl. leads). Sowohl die Die-Pads wie auch die Anschlussdrähte (oder Leads) können die elektrischen Anschlussklemmen der diskreten Vorrichtungen bilden. Zusätzlich können die Halbleiterchips oder zumindest Teile der Halbleiterchips durch Bedecken der Halbleiterchips mit einem Einkapselungsmaterial verpackt werden, das elektrisch isolierend sein kann und das einen Einkapselungskörper bilden kann. Das Einkapselungsmaterial kann ein geeignetes duroplastisches, thermoplastisches oder wärmehärtendes Material oder Laminat (Prepreg) sein und kann Füllmaterialien enthalten. Verschiedene Techniken können zur Einkapselung der Halbleiterchips mit dem Einkapselungsmaterial verwendet werden, zum Beispiel Pressformen (engl. compression molding), Spritzguss, Pulverformen (engl. powder molding), Flüssigkeitsformen (engl. liquid molding) oder Laminieren.
  • Die diskreten Vorrichtungen werden auf DCB(Direktkupferbindungs)-Substraten montiert. Ein DCB-Substrat enthält ein Keramiksubstrat, das zum Beispiel aus Aluminiumoxid besteht. Auf den oberen und unteren Flächen des Keramiksubstrats sind Kupferschichten abgeschieden. Die Kupferschichten können auch strukturiert sein, um Leiterbahnen zu bilden.
  • Die in der Folge beschriebenen Module enthalten äußere Kontaktelemente (oder äußere Kontaktstellen), die jede beliebige Form und Größe aufweisen können. Die äußeren Kontaktelemente können von außerhalb der Module zugänglich sein und können somit ermöglichen, dass ein elektrischer Kontakt mit den Halbleiterchips von außerhalb der Module hergestellt wird. Ferner können die äußeren Kontaktelemente wärmeleitend sein und können als Wärmesenken zur Dissipation von Wärme dienen, die von den Halbleiterchips erzeugt wird. Die äußeren Kontaktelemente können aus jedem gewünschten elektrisch leitenden Material bestehen, zum Beispiel einem Metall wie Kupfer, Aluminium oder Gold, oder einer Metalllegierung. Die äußeren Kontaktelemente können aus Teilen von Metallklemmen gebildet sein. Lötmaterial, wie Lötkugeln oder Lötpunkte, können auf den äußeren Kontaktelementen abgeschieden sein.
  • Jedes der Module hat mindestens eine Montagefläche. Die Montagefläche dient zur Montage des Moduls an eine andere Komponente, zum Beispiel eine Leiterplatte, wie eine PCB (gedruckte Leiterplatte, engl. Printed Circuit Board). Äußere Kontaktelemente und insbesondere äußere Kontaktflächen werden auf der Montagefläche abgeschieden, um das Modul elektrisch an die Komponente zu koppeln, auf der das Modul montiert ist. Lötmittelablagerungen, wie Lötmittelkugeln, oder andere geeignete Verbindungselemente können zur Herstellung einer elektrischen und insbesondere mechanischen Verbindung zwischen dem Modul und der Komponente, auf der das Modul montiert ist, verwendet werden.
  • 1 zeigt schematisch eine Querschnittsansicht eines Moduls 10. Das Modul 10 enthält einen Metallträger 11, ein DCB-Substrat 12, das auf dem Metallträger 11 montiert ist, und eine diskrete Vorrichtung 13, die auf dem DCB-Substrat 12 montiert ist. Zusätzlich sind Metallklemmen (oder Metallclips) 14, 15 auf dem DCB-Substrat 12 montiert und ein Gehäuse 16 ist über dem Metallträger 11 angebracht und nimmt das DCB-Substrat 12 und die diskrete Vorrichtung 13 auf. Flächen 17, 18 der Metallklemmen 14, 15 dienen als äußere Kontaktelemente.
  • 2A2G, zusammen 2, zeigen schematisch eine Ausführungsform eines Verfahrens zur Herstellung eines Moduls 20, das in 2G dargestellt ist.
  • 2A zeigt schematisch ein DCB-Substrat 21. Das DCB-Substrat 21 besteht aus einem Keramiksubstrat 22, das zum Beispiel aus Aluminiumoxid besteht. Kupferschichten 23, 24 sind auf der oberen bzw. unteren Fläche des Keramiksubstrats 22 abgeschieden. Zumindest die Kupferschicht 23 auf der oberen Fläche des Keramiksubstrats 22 ist strukturiert, wodurch die Kupferschicht 23 in Kupferkontaktstellen geteilt ist, die elektrisch voneinander isoliert sind.
  • 2B zeigt schematisch eine diskrete Vorrichtung 25, eine Metallklemme 26 und einen Halbleiterchip 27, die auf den Kupferkontaktstellen der Kupferschicht 23 montiert sind. Die diskrete Vorrichtung 25 wurde vor der Montage der diskreten Vorrichtung 25 auf dem DCB-Substrat 21 vorfabriziert. In einer Ausführungsform wurde die diskrete Vorrichtung 25 getestet, bevor die diskrete Vorrichtung 25 auf dem DCB-Substrat 21 montiert wurde. Die diskrete Vorrichtung 25 enthält einen verpackten Halbleiterchip 28, der ein Leistungshalbleiterchip ist und eine erste Kontaktstelle 29 auf seiner unteren Fläche und eine zweite Kontaktstelle 30 auf seiner oberen Fläche aufweist. In einer Ausführungsform sind die erste und zweite Kontaktstelle 29, 30 Lastelektroden und eine dritte Kontaktstelle, die als Steuerelektrode dient und in 2B nicht dargestellt ist, ist auf der oberen Fläche des Halbleiterchips 28 angeordnet. Der Halbleiterchip 28 ist auf einem Leadframe 9 montiert, wobei die erste Kontaktstelle 29 dem Leadframe 9 zugewandt ist. Ein Ende einer Metallklemme 31 ist an der zweiten Kontaktstelle 30 befestigt. Ein Einkapselungsmaterial 32 bedeckt zumindest einen Teil des Halbleiterchips 28, des Leadframe 9 und der Metallklemme 31. Das andere Ende der Metallklemme 31, das nicht an der zweiten Kontaktstelle 30 befestigt ist, und die untere Fläche des Leadframe 9 bilden Anschlussklemmen der diskreten Vorrichtung 25, die zum elektrischen und mechanischen Koppeln der diskreten Vorrichtung 25 an die Kupferschicht 23 verwendet werden.
  • Die Metallklemme 26 hat ein Ende 33, das an der Kupferschicht 23 befestigt ist, und ein Ende 34, das später als ein äußeres Kontaktelement dient. Die Metallklemme 26 besteht aus einem geeigneten Metall oder einer geeigneten Metalllegierung, zum Beispiel Kupfer oder Aluminium.
  • Der Halbleiterchip 27 ist unverpackt und ist direkt auf der Kupferschicht 23 angeordnet. Der Halbleiterchip 27 hat an seiner oberen Fläche Kontaktstellen 35. Der Halbleiterchip 27 ist an die Kupferschicht 23 geklebt.
  • In einer Ausführungsform sind die diskrete Vorrichtung 25 und die Metallklemme 26 elektrisch und mechanisch an das DCB-Substrat 21 durch Diffusionslöten gekoppelt. Dazu wird ein Lötmaterial auf den Anschlussklemmen der diskreten Vorrichtung 25 und dem Ende 33 der Metallklemme 26 abgeschieden. In einer Ausführungsform besteht das Lötmaterial aus AuSn, AgSn, CuSn, Sn, AuIn, AgIn, AuSi oder CuIn.
  • In einer Ausführungsform wird das DCB-Substrat 21 gemeinsam mit der diskreten Vorrichtung 25 und der Metallklemme 26 in einen Ofen platziert und auf eine geeignete Temperatur erwärmt, um das Lötmaterial zu schmelzen. Während des Lötprozesses können die diskrete Vorrichtung 25 und die Metallklemme 26 auf das DCB-Substrat 21 gepresst werden. Das Lötmaterial erzeugt dann metallische Verbindungen zwischen den Anschlussklemmen der diskreten Vorrichtung 25, der Metallklemme 26 und den Kontaktstellen der Kupferschicht 23, die hohen Temperaturen widerstehen können, da das Lötmaterial eine temperaturbeständige und mechanisch äußerst stabile intermetallische Phase mit hochschmelzenden Materialien der Anschlussklemmen der diskreten Vorrichtung 25, der Metallklemme 26 und der Kupferschicht 23 bildet. Die intermetallische Phase hat eine höhere Schmelztemperatur als das Lötmaterial, das zur Erzeugung der intermetallischen Phase verwendet wird. In dem Prozess wird das niederschmelzende Lötmaterial vollständig transformiert, d. h., geht vollständig in die intermetallische Phase über.
  • 2C zeigt schematisch Bonddrähte 40, die die Kontaktstellen 35 des Halbleiterchips 27 an Kontaktstellen der Kupferschicht 23 koppeln.
  • 2D zeigt schematisch einen Metallträger 41. Für eine mechanische Stabilisierung und Wärmeabfuhr wird das DCB-Substrat 21 auf dem Metallträger 41 montiert, indem zum Beispiel die Kupferschicht 24 auf die obere Fläche des Metallträgers 41 gelötet wird. Während des Betriebs des Moduls 20 kann der Metallträger 41 den Wärmeverlust zu einem Kühlsystem übertragen. Der Metallträger 41 besteht aus einem geeigneten Metall oder einer geeigneten Metalllegierung, zum Beispiel Kupfer.
  • 2E zeigt schematisch ein Gehäuse 42, das auf dem Metallträger 41 angeordnet ist und das DCB-Substrat 21 gemeinsam mit der diskreten Vorrichtung 25 und dem Halbleiterchip 27 aufnimmt. Das Gehäuse 42 hat eine Öffnung 43, die ermöglicht, dass das obere Ende 34 der Metallklemme 26 außerhalb des Gehäuses 42 liegt, wo es als äußeres Kontaktelement dienen kann. Das Gehäuse 42 kann aus Kunststoff bestehen.
  • 2F zeigt schematisch ein Silikongel 44, das auf dem DCB-Substrat 21 abgeschieden ist und die diskrete Vorrichtung 25, den unteren Teil der Metallklemme 26, den Halbleiterchip 27 und die Bonddrähte 40 überzieht.
  • 2G zeigt schematisch ein Epoxidharz 45, das auf dem Silikongel 44 abgeschieden ist.
  • Das Modul 20, wie in 2G dargestellt, enthält nur eine diskrete Vorrichtung 25. In einer Ausführungsform sind weitere diskrete Vorrichtungen ähnlich der Vorrichtung 25 auf dem DCB-Substrat 21 montiert. Einer oder mehrere der Halbleiterchips, die in diesen diskreten Vorrichtungen enthalten sind, besteht bzw. bestehen aus einem Siliziumcarbid(SiC)-Substrat. Zusätzlich können andere unverpackte Halbleiterchips ähnlich dem Halbleiterchip 27 direkt an dem DCB-Substrat 21 befestigt sein. In einer Ausführungsform bestehen alle Halbleiterchips, die in den diskreten Vorrichtungen enthalten sind, aus einem Siliziumcarbidsubstrat und alle unverpackten Halbleiterchips, die direkt auf dem DCB-Substrat 21 montiert sind, bestehen aus einem Siliziumsubstrat. In einer Ausführungsform sind nur diskrete Vorrichtungen in dem Modul 20 enthalten und keine unverpackten Halbleiterchips sind direkt auf dem DCB-Substrat 21 montiert.
  • In 2G ist nur eine Metallklemme 26 dargestellt, die als äußeres Kontaktelement dient. Es ist jedoch offensichtlich, dass weitere Metallklemmen wie die Metallklemme 26 bereitgestellt sein können, die an der Kupferschicht 23 befestigt sind und Teile aufweisen, die sich an einer Fläche 46 des Gehäuses 42 befinden und als äußere Kontaktelemente dienen, um einen Zugang zu den diskreten Vorrichtungen und Halbleiterchips zu ermöglichen, die in dem Modul 20 enthalten sind. Die Fläche 46 kann als Montagefläche zur Montage des Moduls 20 an einer anderen Komponente, zum Beispiel einer Leiterplatte wie einer PCB (gedruckten Leiterplatte) verwendet werden.
  • Da der Leistungshalbleiterchip 28 in der diskreten Vorrichtung 25 enthalten ist, sind keine Bonddrähte zur Kopplung des Leistungshalbleiterchips 28 an das DCB-Substrat 21 erforderlich. Dies erhöht die Herstellungsausbeute und Betriebszeit des Moduls 20. Ferner verbessert die Metallklemme 31 die Leistung der diskreten Vorrichtung 25 in Bezug auf Verluste des leitenden Zustandes und Schaltverluste. Wenn Bonddrähte innerhalb der diskreten Vorrichtung 25 verwendet werden, sind zusätzlich die Stabilität und Leistung der Vorrichtung 25 verbessert, insbesondere für Chipflächen, die kleiner als 10 mm2 , und Bonddrähte, die dünner als 100 μm (Mikrometer) sind.
  • Es ist offensichtlich, dass andere diskrete Vorrichtungen als die diskrete Vorrichtung 25, die in 2G dargestellt ist, auf dem DCB-Substrat 21 montiert sein können. 3A3F zeigen schematisch eine Querschnittsansicht einer Ausführungsform eines Verfahrens zur Herstellung einer Vorrichtung 30, wie in 3F dargestellt, die in einem Modul ähnlich dem Modul 20 enthalten sein kann.
  • 3A zeigt schematisch einen Leadframe 190 in einer Draufsicht von oben (oben), einer Querschnittsansicht (Mitte) entlang der Linie A-A', die in der Draufsicht von oben dargestellt ist, und einer Querschnittsansicht (unten) entlang der Linie B-B', die in der Draufsicht von oben dargestellt ist. Der Leadframe 190 enthält mehrere Die-Pads 200, von welchen nur eines in 3A dargestellt ist. Drei Anschlussdrähte (engl. leads) 210, 220 und 230 (oder mehr Anschlussdrähte) sind jedem der Die-Pads 200 zugeordnet. Die Anschlussdrähte 210, 220 und 230 können im Wesentlichen parallel von einer Seite des Die-Pads 200 abstehen. Der Anschlussdraht 210 liegt direkt an einer Seite des Die-Pads 200 an. Die Die-Pads 200 und die Anschlussdrähte 210, 220 und 230 sind durch Dämme (Streben, engl. tie bars) verbunden, die der Deutlichkeit wegen in 3A nicht dargestellt sind. Wie in den Querschnittsansichten von 3A dargestellt, sind die Anschlussdrähte 210, 220 und 230 in einer anderen Ebene als das Die-Pad 200 angeordnet, können aber als Alternative in derselben Ebene angeordnet sein.
  • Der Leadframe 190 ist aus Metallen oder Metalllegierungen hergestellt, insbesondere Kupfer, Kupferlegierungen, Eisennickel, Aluminium, Aluminiumlegierungen oder anderen elektrisch leitenden Materialien. Ferner kann der Leadframe 190 mit einem elektrisch leitenden Material, zum Beispiel Kupfer, Silber, Eisennickel oder Nickelphosphor, plattiert sein. Die Form des Leadframe 190 ist auf keine Größe oder geometrische Form beschränkt. Zum Beispiel kann der Leadframe 190 eine Dicke im Bereich von 100 μm (Mikrometer) bis 1 mm haben oder noch dicker sein. Der Leadframe 190 kann durch Lochen, Fräsen oder Stanzen einer Metallplatte hergestellt werden.
  • 3B zeigt schematisch einen Leistungshalbleiterchip 100, der auf dem Die-Pad 200 montiert ist. Weitere Halbleiterchips, die auch Leistungshalbleiterchips sein können, können auf weiteren Die-Pads des Leadframe 190 montiert sein, die in 3B nicht dargestellt sind. Die Halbleiterchips können auf einem Wafer fabriziert sein, der aus einem Halbleitermaterial besteht, und insbesondere auf demselben Wafer, können aber als Alternative auf verschiedenen Wafern hergestellt worden sein. Ferner können die Halbleiterchips physikalisch identisch sein, können aber auch verschiedene integrierte Schaltungen enthalten.
  • Der Leistungshalbleiterchip 100 ist auf dem Die-Pad 200 so montiert, dass seine erste Fläche 130 dem Die-Pad 200 zugewandt ist. Der Leistungshalbleiterchip 100 hat eine erste Elektrode 110 auf der ersten Fläche 130 und eine zweite Elektrode 120 auf einer zweiten Fläche 140. Die erste und zweite Elektrode 110, 120 sind Lastelektroden. Ferner hat der Leistungshalbleiterchip 100 eine dritte Elektrode 150 auf seiner zweiten Fläche 140. Die dritte Elektrode 150 ist eine Steuerelektrode.
  • In einer Ausführungsform ist der Leistungshalbleiterchip 100 als ein Leistungstransistor konfiguriert, zum Beispiel ein Leistungs-MOSFET, IGBT, JFET oder bipolarer Leistungstransistor. Im Fall eines Leistungs-MOSFET oder eines JFET ist die erste Lastelektrode 110 eine Drain-Elektrode, die zweite Lastelektrode 120 ist eine Source-Elektrode und die Steuerelektrode 150 ist eine Gate-Elektrode. Im Falle eines IGBT ist die erste Lastelektrode 110 eine Kollektorelektrode, die zweite Lastelektrode 120 ist eine Emitterelektrode und die Steuerelektrode 150 ist eine Gate-Elektrode. Im Falle eines bipolaren Leistungstransistors ist die erste Lastelektrode 110 eine Kollektorelektrode, die zweite Lastelektrode 120 ist eine Emitterelektrode und die Steuerelektrode 150 ist eine Basiselektrode. Während des Betriebs können Spannungen bis zu 5, 50, 100, 500 oder 1000 V oder noch höher zwischen den Lastelektroden 110 und 120 angelegt werden. Die Schaltfrequenz, die an die Steuerelektrode 150 angelegt wird, kann im Bereich von 1 kHz bis 100 MHz sein, kann aber auch außerhalb dieses Bereichs liegen.
  • Die erste Elektrode 110 kann durch Diffusionslöten elektrisch an das Die-Pad 200 gekoppelt werden. Dazu kann ein Lötmaterial auf der ersten Elektrode 110 oder der oberen Fläche des Die-Pads 200 (nicht dargestellt) zum Beispiel durch Sputtern oder andere geeignete physikalische oder chemische Abscheidungsverfahren abgeschieden werden. Das Lötmaterial kann eine Dicke im Bereich von 100 nm bis 10 μm (Mikrometer) aufweisen, insbesondere im Bereich von 1 bis 3 μm (Mikrometer). Während des Lötvorgangs diffundiert das Lötmaterial in benachbarte Materialien, was zu einer intermetallischen Phase an der Grenzfläche zwischen dem Leistungshalbleiterchip 100 und dem Die-Pad 200 führt. Das Lötmaterial kann zum Beispiel aus AuSn, AgSn, CuSn, Sn, AuIn, AgIn, AuSi oder CuIn bestehen.
  • Anstelle eines Diffusionslötprozesses können andere Verbindungstechniken zur Befestigung des Leistungshalbleiterchips 100 an dem Die-Pad 200 verwendet werden, zum Beispiel Weichlöten (engl. soft soldering) oder Klebebindung (engl. adhesive bonding) mittels eines elektrisch leitenden Klebstoffs. Wenn ein Weichlötprozess zur Verbindung des Leistungshalbleiterchips 100 und des Die-Pads 200 aneinander verwendet wird, bleibt das Lötmaterial nach Beendigung des Lötprozesses an der Grenzfläche zwischen dem Leistungshalbleiterchip 100 und dem Die-Pad 200. Im Falle einer Klebebindung kann ein elektrisch leitender Klebstoff verwendet werden, der auf gefüllten oder ungefüllten Polyimiden, Epoxidharzen, Acrylatharzen, Silikonharzen oder Gemischen davon basieren kann und mit Gold, Silber, Nickel oder Kupfer angereichert sein kann, um eine elektrische Leitfähigkeit zu produzieren.
  • 3C zeigt schematisch eine Metallklemme 160, die über dem Leistungshalbleiterchip 100 und dem Anschlussdraht 220 angeordnet ist. Die Metallklemme 160 besteht aus drei Abschnitten 300, 310 und 320, die in 3C durch gestrichelte Linien dargestellt sind. Der Abschnitt 300 erstreckt sich parallel zu den oberen Flächen des Leistungshalbleiterchips 100 und des Leadframe 190. Die Abschnitte 310 und 320 erstrecken sich im Wesentlichen orthogonal zum Abschnitt 300. Ein Ende des Abschnitts 310 hat eine Kontaktfläche 330, die an der zweiten Elektrode 120 des Leistungshalbleiterchips 100 befestigt ist. Ein Ende des Abschnitts 320 hat eine Kontaktfläche 340, die an der oberen Fläche des Anschlussdrahts 220 befestigt ist.
  • Die Metallklemme 160 ist aus einem Metall oder einer Metalllegierung hergestellt, insbesondere Kupfer, Kupferlegierungen, Eisennickel, Aluminium, Aluminiumlegierungen oder anderen elektrisch leitenden Materialien. In einer Ausführungsform ist die Metallklemme 160 mit einem elektrisch leitenden Material plattiert, zum Beispiel, Kupfer, Silber, Eisennickel oder Nickelphosphor. Die Form der Metallklemme 160 ist nicht auf eine bestimmte Größe oder geometrische Form beschränkt. Die Metallklemme 160 kann die Form haben, die beispielhaft in 3C dargestellt ist, wobei aber jede andere Form ebenso möglich ist. Die Metallklemme 160 kann eine Dicke im Bereich von 100 μm (Mikrometer) bis einigen Millimetern haben oder kann sogar noch dicker sein. Die Metallklemme 160 kann durch Stanzen, Lochen, Pressen, Schneiden, Sägen, Fräsen oder jede andere geeignete Technik hergestellt werden.
  • Die Metallklemme 160 kann am Leistungshalbleiterchip 100 und dem Anschlussdraht 220 auf gleiche Weise befestigt werden, wie der Leistungshalbleiterchip 100 am Die-Pad 200 befestigt wird. Zum Beispiel können Diffusionslöten, Weichlöten oder Klebebindung mittels eines elektrisch leitenden Klebstoffs angewendet werden.
  • 3D zeigt schematisch einen Bonddraht 350, der an der Steuerelektrode 150 des Leistungshalbleiterchips 100 und dem Anschlussdraht 230 befestigt ist. Zum Beispiel können Kugelbonden (engl. ball bonding) oder Keilbonden (engl. wedge bonding) als Verbindungstechnik angewendet werden, um den Bonddraht 350 herzustellen.
  • 3E zeigt schematisch ein Einkapselungsmaterial 360, das einen Abschnitt der Vorrichtung 30 einkapselt, aber zumindest die obere Fläche 180 der Metallklemme 160 und Teile der Anschlussdrähte 210, 220 und 230 unbedeckt lässt. Ferner sind Teile des Die-Pads 200 nicht mit dem Einkapselungsmaterial 360 überzogen, insbesondere die untere Fläche des Die-Pads 200. Die obere Fläche des Einkapselungsmaterials 360 bildet gemeinsam mit der oberen Fläche 180 der Metallklemme 160 eine Ebene. Ein Formtransferprozess (engl. mold transfer process) kann zur Einkapselung der Komponenten ausgeführt werden, die auf dem Leadframe 190 angeordnet sind, mit einem Formmaterial (oder Vergussmaterial, engl. mold material) als das Einkapselungsmaterial 360.
  • Das Formmaterial kann aus jedem geeigneten thermoplastischen oder wärmehärtenden Material bestehen, insbesondere kann es aus einem Material bestehen, das allgemein in der gegenwärtigen Halbleiterverpackungstechnologie verwendet wird. Es können verschiedene Techniken zum Bedecken der Komponenten der Vorrichtung 30 mit dem Formmaterial verwendet werden, zum Beispiel Pressformen, Spritzguss, Pulverformen oder Flüssigformen.
  • Vor oder nach der Einkapselung mit dem Formmaterial werden die einzelnen Vorrichtungen 30 durch Trennen des Leadframe 190, zum Beispiel durch Sägen oder Schneiden der Dämme des Leadframe 190, voneinander getrennt. Andere Trennverfahren wie Ätzen, Fräsen, Laserabtrag oder Stanzen, können ebenso verwendet werden.
  • 3F zeigt schematisch, dass die Anschlussdrähte 210, 220 und 230 zum Beispiel S-förmig gebogen sind, um eine Stufe zu bilden, wie in 3F dargestellt ist. Das Biegen der Anschlussdrähte 210, 220 und 230 kann zum Beispiel im Verlauf eines Zuschnitt- und Formungsprozesses erfolgen. In einer Ausführungsform werden die Enden der Anschlussdrähte 210, 220 und 230 in die Richtung der Metallklemme 160 gebogen. Die Anschlussdrähte 210, 220 und 230 werden so gebogen, dass ihre oberen Oberflächen 240, 250 bzw. 260 (in 3F durch gestrichelte Linien dargestellt) in einer Ebene 270 angeordnet sind, die durch die freiliegende Fläche 180 der Metallklemme 160 definiert ist und insbesondere die obere Fläche des Einkapselungsmaterials 360. Es kann vorgesehen sein, dass die Fläche der freiliegenden Fläche 180 der Metallklemme 160, die elektrisch an die Elektrode 120 des Leistungshalbleiterchips 100 gekoppelt ist, größer ist als die Kontaktfläche der Fläche 240 des Anschlussdrahts 210, der elektrisch an die Elektrode 110 des Leistungshalbleiterchips 100 gekoppelt ist.
  • Die Metallklemme 160 und die Anschlussdrähte 210, 220 und 230 dienen als elektrische Anschlussklemmen der Vorrichtung 30. Die Fläche 180 der Metallklemme 160 und die Oberflächen 240, 250 und 260 der Anschlussdrähte 210, 220 und 230 werden für eine elektrische Kopplung der Vorrichtung 30 an andere Komponenten verwendet, zum Beispiel, ein DCB-Substrat wie unten beschrieben.
  • 4 zeigt schematisch eine Querschnittsansicht eines Moduls 50, das die in 3F dargestellte diskrete Vorrichtung 30 enthält. Das Modul 50 enthält ein DCB-Substrat 21 mit einem Keramiksubstrat 22 und Kupferschichten 23, 24, wobei zumindest die obere Kupferschicht 23 strukturiert ist. Die Vorrichtung 30 ist auf der Kupferschicht 23 so montiert, dass die Anschlussdrähte 210, 220, 230 mit verschiedenen Kupferkontaktstellen der Kupferschicht 23 in elektrischem Kontakt stehen. Zusätzlich ist das DCB-Substrat 21 auf einem Metallträger 41 montiert und ein Gehäuse 42 ist über dem Metallträger 41 angeordnet und nimmt das DCB-Substrat 21 und die diskrete Vorrichtung 30 auf. Metallklemmen 26 sind an der Kupferschicht 23 befestigt und erstrecken sich durch Öffnungen 43 im Gehäuse 42 zu der oberen Fläche des Gehäuses 42, wobei die oberen Enden 34 der Metallklemmen 26 als äußere Kontaktelemente dienen. Die äußeren Kontaktelemente ermöglichen einen elektrischen Zugang zu den Anschlussdrähten 210, 220 und 230.
  • Es ist offensichtlich, dass die diskreten Vorrichtungen 25 und 30, die in 2G und 4 dargestellt sind, nur Beispiele für diskrete oberflächenmontierbare Vorrichtungen (engl. surface mount device (SMD)) sind, die in den Modulen 20 und 50 integriert sein können. Im Allgemeinen können andere diskrete oberflächenmontierbare Vorrichtungen in den Modulen 20 und 50 integriert sein. Beispiele für solche diskreten Vorrichtungen sind in 57 dargestellt.
  • 5 zeigt schematisch eine perspektivische Ansicht einer Vorrichtung 500, die ein Die-Pad 501, Anschlussdrähte 502506, Leistungshalbleiterchips 507, 508, Metallklemmen 509, 510 und Bonddrähte 511, 512 enthält. Der Leistungshalbleiterchip 507 ist auf dem Die-Pad 501 so montiert, dass seine Drain-Elektrode dem Die-Pad 501 zugewandt ist. Die Metallklemme 510 koppelt eine Source-Elektrode 515 des Leistungshalbleiterchips 507 elektrisch an den Anschlussdraht 503 und der Bonddraht 511 koppelt eine Gate-Elektrode 516 des Leistungshalbleiterchips 507 elektrisch an den Anschlussdraht 506. Der Leistungshalbleiterchip 508 ist über der Metallklemme 510 so angeordnet, dass seine Drain-Elektrode der Metallklemme 510 zugewandt ist. Eine Source-Elektrode 513 des Leistungshalbleiterchips 508 ist durch die Metallklemme 509 elektrisch an den Anschlussdraht 504 gekoppelt und eine Gate-Elektrode 514 des Leistungshalbleiterchips 508 ist durch den Bonddraht 512 elektrisch an den Anschlussdraht 502 gekoppelt. Das Die-Pad 501 und der Anschlussdraht 505 sind in einem Stück ausgebildet. Das Die-Pad 501 und die Leistungshalbleiterchips 507, 508 sind von einem Formmaterial eingekapselt, das nicht in 5 dargestellt ist.
  • 6 zeigt schematisch eine Draufsicht von oben (oben) und eine Querschnittsansicht (unten) entlang einer Linie A-A', die in der Draufsicht von oben dargestellt ist, einer Vorrichtung 600. Die Vorrichtung 600 enthält Die-Pads 601, 602, Anschlussdrähte 603605, Leistungshalbleiterchips 606, 607, Metallschichten 608611 und ein Formmaterial 612. Die Leistungshalbleiterchips 606, 607 sind auf den Die-Pads 601 bzw. 602 so montiert, dass ihre Drain-Elektroden den Die-Pads 601, 602 zugewandt sind. Die Metallschichten 608, 610 koppeln eine Source-Elektrode 613 und eine Gate-Elektrode 614 des Leistungshalbleiterchips 606 elektrisch an das Die-Pad 602 bzw. den Anschlussdraht 603. Die Metallschichten 609, 611 koppeln eine Source-Elektrode 615 und eine Gate-Elektrode 616 des Leistungshalbleiterchips 607 elektrisch an den Anschlussdraht 605 bzw. 604. Das Formmaterial 612 bedeckt die Leistungshalbleiterchips 606, 607. In einer Ausführungsform werden die Metallschichten 608611 durch galvanische Abscheidungsmethoden abgeschieden. In einer Ausführungsform sind die Metallschichten 608611 Metallklemmen.
  • 7 zeigt schematisch ein Draufsicht von oben (oben) und eine Querschnittsansicht (unten) entlang einer Linie A-A', die in der Draufsicht von oben dargestellt ist, einer Vorrichtung 700. Die Vorrichtung 700 enthält Die-Pads 701, 702, Anschlussdrähte 703710, Leistungshalbleiterchips 711, 712, eine Metallklemme 713, Bonddrähte 714, 715 und ein Formmaterial 716. Die Leistungshalbleiterchips 711, 712 sind auf den Die-Pads 701, 702 so montiert, dass ihre Drain-Elektroden 717, 718 den Die-Pads 701 bzw. 702 zugewandt sind. Die Metallklemme 713 koppelt Source-Elektroden 719, 720 der Leistungshalbleiterchips 711, 712 elektrisch an die Anschlussdrähte 708, 709. Die Bonddrähte 714, 715 koppeln Gate-Elektroden 721, 722 der Leistungshalbleiterchips 711, 712 elektrisch an die Anschlussdrähte 707 bzw. 710. Das Formmaterial 716 bedeckt die Leistungshalbleiterchips 711, 712. Das Die-Pad 701 und die Anschlussdrähte 703, 704 sind in einem Stück gebildet. Das Die-Pad 702 und die Anschlussdrähte 705, 706 sind in einem Stück gebildet. Die Anschlussdrähte 708, 709 sind in einem Stück gebildet.
  • Während ein besonderes Merkmal oder ein besonderer Aspekt einer Ausführungsform der Erfindung in Bezug auf nur eine von mehreren Ausführungen offenbart worden sein mag, kann zusätzlich ein solches Merkmal oder ein solcher Aspekt mit einem oder mehreren anderen Merkmalen oder Aspekten der anderen Ausführungen kombiniert werden, falls dies für eine bestimmte Anwendung erwünscht und vorteilhaft ist. Ferner sollen in dem Ausmaß, in dem die Begriffe ”enthalten”, ”haben”, ”mit” oder andere Varianten davon entweder in der ausführlichen Beschreibung oder den Ansprüchen verwendet werden, solche Begriffe inklusive sein, ähnlich wie der Begriff ”aufweisen”.
  • Ferner sollte klar sein, dass Ausführungsformen der Erfindung in diskreten Schaltungen, teilweise integrierten Schaltungen oder vollständig integrierten Schaltungen oder Programmierungsmitteln implementiert sein können. Ebenso ist der Begriff ”beispielhaft” nur als ein Beispiel und nicht als das Beste oder Optimale zu verstehen. Es ist auch klar, dass Merkmale und/oder Elemente, die hierin dargestellt sind, der Einfachheit und des besseren Verständnisses wegen mit besonderen Dimensionen relativ zueinander abgebildet sind und dass die tatsächlichen Dimensionen sich wesentlich von den hierin dargestellten unterscheiden können.
  • Obwohl spezifische Ausführungsformen hierin dargestellt und beschrieben wurden, ist für einen Durchschnittsfachmann auf dem Gebiet klar, dass eine Reihe anderer und/oder äquivalenter Ausführungen anstelle der dargestellten und beschriebenen spezifischen Ausführungsformen verwendet werden kann, ohne vom Konzept der vorliegenden Erfindung abzuweichen.

Claims (25)

  1. Modul, umfassend: ein Direktkupferbondungs-(DCB-)Substrat; und eine diskrete Vorrichtung, die auf dem DCB-Substrat montiert ist, wobei die diskrete Vorrichtung umfasst: einen Leadframe; einen Halbleiterchip, der auf dem Leadframe montiert ist; und ein Einkapselungsmaterial, das den Halbleiterchip bedeckt.
  2. Modul nach Anspruch 1, ferner umfassend: einen Metallträger, wobei das DCB-Substrat auf dem Metallträger montiert ist; und ein Gehäuse, wobei das Gehäuse auf dem Metallträger angeordnet ist und das DCB-Substrat und die diskrete Vorrichtung aufnimmt.
  3. Modul nach Anspruch 2, ferner umfassend eine Metallklemme, wobei ein Ende der Metallklemme an dem DCB-Substrat befestigt ist und das andere Ende der Metallklemme außerhalb des Gehäuses angeordnet ist.
  4. Modul nach Anspruch 3, wobei das Ende der Metallklemme, das außerhalb des Gehäuses angeordnet ist, ein äußeres Kontaktelement ist.
  5. Modul nach einem der vorhergehenden Ansprüche, wobei der Halbleiterchip eine erste Fläche und eine zweite Fläche gegenüber der ersten Fläche hat, wobei eine erste Elektrode auf der ersten Fläche angeordnet ist und eine zweite Elektrode auf der zweiten Fläche angeordnet ist.
  6. Modul nach einem der vorhergehenden Ansprüche, wobei der Halbleiterchip ein Substrat umfasst, das aus Siliziumcarbid besteht.
  7. Modul nach einem der vorhergehenden Ansprüche, ferner umfassend einen weiteren Halbleiterchip, der auf dem DCB-Substrat montiert ist.
  8. Modul nach Anspruch 7, wobei der Halbleiterchip ein Substrat umfasst, das aus Siliziumcarbid besteht, und der weitere Halbleiterchip ein Substrat umfasst, das aus Silizium besteht.
  9. Modul nach einem der vorhergehenden Ansprüche, ferner umfassend eine Schicht Silikongel, welche die diskrete Vorrichtung einbettet.
  10. Modul nach Anspruch 9, ferner umfassend eine Schicht Epoxidharz, die auf der Schicht Silikongel abgeschieden ist.
  11. Modul nach einem der vorhergehenden Ansprüche, ferner umfassend eine weitere diskrete Vorrichtung, die auf dem DCB-Substrat montiert ist.
  12. Modul nach einem der vorhergehenden Ansprüche, wobei das DCB-Substrat eine Keramikschicht aufweist, die von zwei Kupferschichten eingeschlossen ist.
  13. Modul nach einem der vorhergehenden Ansprüche, wobei der Halbleiterchip ein Leistungs-MOSFET, IGBT, JFET oder bipolarer Leistungstransistor ist.
  14. Modul nach einem der vorhergehenden Ansprüche, wobei die diskrete Vorrichtung eine oberflächenmontierbare Vorrichtung (SMD) ist.
  15. Modul, umfassend: einen Metallträger; ein Direktkupferbondungs(-DCB-)Substrat, das auf dem Metallträger montiert ist; eine oberflächenmontierbare Vorrichtung (SMD), die auf dem DCB-Substrat montiert ist; ein Gehäuse, wobei das Gehäuse auf dem Metallträger angeordnet ist und das DCB-Substrat und die SMD aufnimmt; und mindestens eine Metallklemme, wobei ein Ende der mindestens einen Metallklemme an dem DCB-Substrat befestigt ist und das andere Ende der mindestens einen Metallklemme außerhalb des Gehäuses angeordnet ist.
  16. Verfahren zur Herstellung eines Moduls, wobei das Verfahren umfasst: Bereitstellen einer diskreten Vorrichtung, die einen Halbleiterchip umfasst; und Montieren der diskreten Vorrichtung auf einem Direktkupferbondungs-(DCB-)Substrat; und Montieren mindestens einer Metallklemme auf dem DCB-Substrat, wobei ein Abschnitt der mindestens einen Metallklemme ein äußeres Kontaktelement des Moduls ist.
  17. Verfahren nach Anspruch 16, wobei die diskrete Vorrichtung elektrische Anschlussklemmen umfasst, das DCB-Substrat eine strukturierte Kupferschicht umfasst und die Montage der diskreten Vorrichtung auf dem DCB-Substrat das Befestigen der elektrischen Anschlussklemmen der diskreten Vorrichtung an der strukturierten Kupferschicht des DCB-Substrats umfasst.
  18. Verfahren nach Anspruch 16 oder 17, ferner umfassend: Montieren des DCB-Substrats auf einem Metallträger; und Platzieren eines Gehäuses auf den Metallträger, wobei das Gehäuse das DCB-Substrat und die diskrete Vorrichtung aufnimmt.
  19. Verfahren nach einem der Ansprüche 16 bis 18, ferner umfassend das Herstellen der diskreten Vorrichtung vor der Montage der diskreten Vorrichtung auf dem DCB-Substrat.
  20. Verfahren nach Anspruch 19, wobei das Herstellen der diskreten Vorrichtung umfasst: Bereitstellen eines Leadframe; Montieren des Halbleiterchips auf dem Leadframe; und Bedecken des Halbleiterchips mit einem Einkapselungsmaterial.
  21. Verfahren nach einem der Ansprüche 16 bis 20, ferner umfassend das Bedecken der diskreten Vorrichtung mit einem Silikongel nach dem Montieren der diskreten Vorrichtung auf dem DCB-Substrat.
  22. Verfahren nach Anspruch 21, ferner umfassend das Abscheiden eines Epoxidharzes auf dem Silikongel.
  23. Verfahren nach einem der Ansprüche 16 bis 22, wobei der Halbleiterchip ein Leistungs-MOSFET, IGBT, JFET oder bipolarer Leistungstransistor ist.
  24. Verfahren nach einem der Ansprüche 16 bis 23, wobei die diskrete Vorrichtung eine oberflächenmontierbare Vorrichtung (SMD) ist.
  25. Verfahren, umfassend: Bereitstellen eines Metallträgers; Montieren eines Direktkupferbondungs-(DCB-)Substrats auf dem Metallträger; Montieren einer oberflächenmontierbaren Vorrichtung (SMD) auf dem DCB-Substrat; Befestigen eines ersten Abschnitts mindestens einer Metallklemme an dem DCB-Substrat; und Platzieren eines Gehäuses auf den Metallträger, wobei das Gehäuse das DCB-Substrat und die SMD aufnimmt und wobei ein zweiter Abschnitt der mindestens einen Metallklemme außerhalb des Gehäuses angeordnet ist.
DE102012112769A 2011-12-23 2012-12-20 Modul mit einer diskreten Vorrichtung, die auf einem DCB-Substrat montiert ist Pending DE102012112769A1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/336,248 2011-12-23
US13/336,248 US9147637B2 (en) 2011-12-23 2011-12-23 Module including a discrete device mounted on a DCB substrate

Publications (1)

Publication Number Publication Date
DE102012112769A1 true DE102012112769A1 (de) 2013-06-27

Family

ID=48575768

Family Applications (1)

Application Number Title Priority Date Filing Date
DE102012112769A Pending DE102012112769A1 (de) 2011-12-23 2012-12-20 Modul mit einer diskreten Vorrichtung, die auf einem DCB-Substrat montiert ist

Country Status (3)

Country Link
US (1) US9147637B2 (de)
CN (1) CN103178030B (de)
DE (1) DE102012112769A1 (de)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2015135010A1 (de) * 2014-03-10 2015-09-17 Egston System Electronics Eggenburg Gmbh Elektrische bauteilanordnung
DE102014114933A1 (de) * 2014-10-15 2016-04-21 Infineon Technologies Austria Ag Halbleiterbauelement
US9979187B2 (en) 2015-11-12 2018-05-22 Infineon Technologies Austria Ag Power device with overvoltage arrester
DE102017120753A1 (de) * 2017-09-08 2019-03-14 Infineon Technologies Austria Ag SMD-Package mit Oberseitenkühlung
US10566260B2 (en) 2017-09-08 2020-02-18 Infineon Technologies Austria Ag SMD package with top side cooling
DE102017012366B3 (de) 2017-09-08 2023-06-29 Infineon Technologies Austria Ag SMD-Package mit Oberseitenkühlung

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2765601B1 (de) * 2011-09-30 2020-05-06 Fuji Electric Co., Ltd. Halbleiterbauelement und verfahren zu seiner herstellung
US8916968B2 (en) * 2012-03-27 2014-12-23 Infineon Technologies Ag Multichip power semiconductor device
US9087833B2 (en) * 2012-11-30 2015-07-21 Samsung Electronics Co., Ltd. Power semiconductor devices
US9704787B2 (en) * 2014-10-16 2017-07-11 Infineon Technologies Americas Corp. Compact single-die power semiconductor package
US9620475B2 (en) 2013-12-09 2017-04-11 Infineon Technologies Americas Corp Array based fabrication of power semiconductor package with integrated heat spreader
US9570379B2 (en) 2013-12-09 2017-02-14 Infineon Technologies Americas Corp. Power semiconductor package with integrated heat spreader and partially etched conductive carrier
US9653386B2 (en) * 2014-10-16 2017-05-16 Infineon Technologies Americas Corp. Compact multi-die power semiconductor package
US9305874B2 (en) 2014-04-13 2016-04-05 Infineon Technologies Ag Baseplate for an electronic module and method of manufacturing the same
SG10201401622RA (en) 2014-04-17 2015-11-27 Delta Electronics Int’L Singapore Pte Ltd Package structure
DE102015106151B4 (de) * 2015-04-22 2019-07-11 Infineon Technologies Ag Leiterplatte mit eingebettetem Leistungshalbleiterchip
JP6524809B2 (ja) * 2015-06-10 2019-06-05 富士電機株式会社 半導体装置
DE102015216217A1 (de) * 2015-08-25 2017-03-02 Continental Teves Ag & Co. Ohg Verfahren zum Ummanteln einer elektrischen Einheit und elektrisches Bauelement
ITUB20153344A1 (it) * 2015-09-02 2017-03-02 St Microelectronics Srl Modulo di potenza elettronico con migliorata dissipazione termica e relativo metodo di fabbricazione
US20170084521A1 (en) 2015-09-18 2017-03-23 Industrial Technology Research Institute Semiconductor package structure
EP3276660B1 (de) * 2016-07-27 2020-10-28 Infineon Technologies AG Doppelt verkapseltes leistungshalbleitermodul und verfahren zur herstellung davon
JP6860334B2 (ja) * 2016-12-06 2021-04-14 株式会社東芝 半導体装置
JP7158392B2 (ja) * 2017-02-03 2022-10-21 ヒタチ・エナジー・スウィツァーランド・アクチェンゲゼルシャフト パワー半導体モジュール
JP6806170B2 (ja) * 2017-02-09 2021-01-06 三菱電機株式会社 半導体装置及び電力変換装置
EP3439028A1 (de) * 2017-08-03 2019-02-06 Siemens Aktiengesellschaft Leistungsmodul mit mindestens einem leistungshalbleiter
CN110959191B (zh) * 2017-08-24 2023-10-20 新电元工业株式会社 半导体装置
US10319670B2 (en) * 2017-10-20 2019-06-11 Semiconductor Components Industries, Llc Package including multiple semiconductor devices
EP3499560B1 (de) * 2017-12-15 2021-08-18 Infineon Technologies AG Halbleitermodul und verfahren zu dessen herstellung
EP3511977B1 (de) * 2018-01-16 2021-11-03 Infineon Technologies AG Halbleitermodul und verfahren zur herstellung desselben
IT201800004782A1 (it) * 2018-04-23 2019-10-23 Dispositivo a semiconduttore di potenza con incapsulamento a montaggio superficiale a doppia isola
US11183460B2 (en) * 2018-09-17 2021-11-23 Texas Instruments Incorporated Embedded die packaging with integrated ceramic substrate
US11139268B2 (en) * 2019-08-06 2021-10-05 Advanced Semiconductor Engineering, Inc. Semiconductor package structure and method of manufacturing the same
CN112563155A (zh) 2019-09-26 2021-03-26 伟创力有限公司 在模制电子装置中形成暴露腔的方法
US20210391244A1 (en) * 2020-06-10 2021-12-16 Intel Corporation Thermally enhanced silicon back end layers for improved thermal performance
CN112910285B (zh) * 2021-01-05 2022-06-14 深圳市富鑫产业科技有限公司 一种逆变器电力系统及其制造方法
JP2022128921A (ja) * 2021-02-24 2022-09-05 三菱電機株式会社 半導体装置及びその製造方法
TWI784778B (zh) * 2021-11-01 2022-11-21 芯灃科技有限公司 二極體封裝結構及方法
US20230420329A1 (en) * 2022-06-24 2023-12-28 Wolfspeed, Inc. Top side cooled semiconductor packages

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10301091B4 (de) 2003-01-14 2015-01-22 Infineon Technologies Ag Leistungs-Halbleiterbauelement und Verfahren zur Verbindung von einem gemeinsamen Substratträger zugeordneten Halbleitereinrichtungen
US7135761B2 (en) 2004-09-16 2006-11-14 Semiconductor Components Industries, L.Lc Robust power semiconductor package
JP2007235004A (ja) 2006-03-03 2007-09-13 Mitsubishi Electric Corp 半導体装置
US7569920B2 (en) 2006-05-10 2009-08-04 Infineon Technologies Ag Electronic component having at least one vertical semiconductor power transistor
US7271470B1 (en) 2006-05-31 2007-09-18 Infineon Technologies Ag Electronic component having at least two semiconductor power devices
JP4760585B2 (ja) 2006-07-18 2011-08-31 三菱電機株式会社 電力用半導体装置
US7880280B2 (en) 2007-02-16 2011-02-01 Infineon Technologies Ag Electronic component and method for manufacturing an electronic component
DE102007012154B4 (de) 2007-03-12 2014-05-08 Infineon Technologies Ag Halbleitermodul mit Halbleiterchips und Verfahren zur Herstellung desselben
US7851908B2 (en) 2007-06-27 2010-12-14 Infineon Technologies Ag Semiconductor device
US7851267B2 (en) 2007-10-18 2010-12-14 Infineon Technologies Ag Power semiconductor module method
US7800208B2 (en) 2007-10-26 2010-09-21 Infineon Technologies Ag Device with a plurality of semiconductor chips
US7800222B2 (en) * 2007-11-29 2010-09-21 Infineon Technologies Ag Semiconductor module with switching components and driver electronics
US20100068552A1 (en) * 2008-03-31 2010-03-18 Infineon Technologies Ag Module including a stable solder joint
JP5452003B2 (ja) * 2008-09-23 2014-03-26 三菱電機株式会社 半導体チップの製造方法および半導体モジュールの製造方法
JP4634497B2 (ja) 2008-11-25 2011-02-16 三菱電機株式会社 電力用半導体モジュール
CN102201396A (zh) 2011-05-31 2011-09-28 常州瑞华电力电子器件有限公司 一种大规格igbt模块及其封装方法

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2015135010A1 (de) * 2014-03-10 2015-09-17 Egston System Electronics Eggenburg Gmbh Elektrische bauteilanordnung
DE102014114933A1 (de) * 2014-10-15 2016-04-21 Infineon Technologies Austria Ag Halbleiterbauelement
US9991183B2 (en) 2014-10-15 2018-06-05 Infineon Technologies Austria Ag Semiconductor component having inner and outer semiconductor component housings
DE102014114933B4 (de) 2014-10-15 2021-08-12 Infineon Technologies Austria Ag Halbleiterbauelement
US9979187B2 (en) 2015-11-12 2018-05-22 Infineon Technologies Austria Ag Power device with overvoltage arrester
DE102017120753A1 (de) * 2017-09-08 2019-03-14 Infineon Technologies Austria Ag SMD-Package mit Oberseitenkühlung
US10566260B2 (en) 2017-09-08 2020-02-18 Infineon Technologies Austria Ag SMD package with top side cooling
US10699978B2 (en) 2017-09-08 2020-06-30 Infineon Technologies Austria Ag SMD package with top side cooling
US10903133B2 (en) 2017-09-08 2021-01-26 Infineon Technologies Austria Ag Method of producing an SMD package with top side cooling
DE102017120753B4 (de) * 2017-09-08 2021-04-29 Infineon Technologies Austria Ag SMD-Package mit Oberseitenkühlung
DE102017012366B3 (de) 2017-09-08 2023-06-29 Infineon Technologies Austria Ag SMD-Package mit Oberseitenkühlung

Also Published As

Publication number Publication date
US9147637B2 (en) 2015-09-29
CN103178030A (zh) 2013-06-26
US20130161801A1 (en) 2013-06-27
CN103178030B (zh) 2016-12-28

Similar Documents

Publication Publication Date Title
DE102012112769A1 (de) Modul mit einer diskreten Vorrichtung, die auf einem DCB-Substrat montiert ist
DE102009042320B4 (de) Halbleiter-Anordnung mit einem Leistungshalbleiterchip, Halbbrückenschaltung und Verfahren zur Herstellung einer Halbleiter-Anordnung
DE102008051965B4 (de) Bauelement mit mehreren Halbleiterchips
DE102009025570B4 (de) Elektronische Anordnung und Verfahren zu ihrer Herstellung
DE102012105929B4 (de) Halbleiter-Bauelement mit einem Kontaktclip mit Vorsprüngen und Herstellung davon
DE102012106566B4 (de) Halbleiterchip, Vorrichtung mit einem Leistungshalbleiterchip, Halbbrückenschaltung und Verfahren zum Herstellen der Vorrichtung
DE102009032995B4 (de) Gestapelte Halbleiterchips
DE102012110494A1 (de) Vorrichtung umfassend zwei Leistungshalbleiterchips und Herstellungsverfahren dafür
DE102009013818B4 (de) Elektronische Vorrichtung und ihre Herstellung
DE102009006152B4 (de) Verfahren zur Herstellung eines Elektronikbauelements
DE102013015942B4 (de) Halbleiterbrückenschaltung und Verfahren zur Herstellung einer Halbleiterbrückenschaltung
DE102009009874B4 (de) Elektronikbauelement mit einem Halbleiterchip und mehreren Zuleitungen
DE102008023127B4 (de) Halbleiterbauelement und Verfahren zur Herstellung
DE102012111788A1 (de) Vorrichtung mit zwei Leistungshalbleiterchips und Verfahren für ihre Herstellung
DE112007000994T5 (de) Halbleiterplättchengehäuse einschließlich mehrerer Plättchen und einer gemeinsamen Verbindungsstruktur
DE102012100243B4 (de) Anordnung mit drei Halbleiterchips und Herstellung einer solchen Anordnung
DE102010037439B4 (de) Bauelement mit einem Halbleiterchip und einem Träger und Fabrikationsverfahren
DE102011113269A1 (de) Halbleitermodul und Verfahren zu seiner Herstellung
AT504250A2 (de) Halbleiterchip-packung und verfahren zur herstellung derselben
DE102007001455A1 (de) Elektronisches Bauelement und Verfahren für dessen Montage
DE102014118080B4 (de) Elektronisches Modul mit einem Wärmespreizer und Verfahren zur Herstellung davon
DE102014117953B4 (de) Halbleiterbauelement und Halbleiterpackage mit mehreren Halbleiterchips und einem Laminat und Herstellungsverfahren dafür
DE102009016649A1 (de) Halbleitervorrichtung und Verfahren mit einem ersten und zweiten Träger
DE102014102006A1 (de) Halbleitermodule und Verfahren zu deren Bildung
DE102008029644A1 (de) Halbleiterbauelement

Legal Events

Date Code Title Description
R012 Request for examination validly filed
R016 Response to examination communication
R016 Response to examination communication
R016 Response to examination communication
R016 Response to examination communication