DE102012112769A1 - Modul mit einer diskreten Vorrichtung, die auf einem DCB-Substrat montiert ist - Google Patents
Modul mit einer diskreten Vorrichtung, die auf einem DCB-Substrat montiert ist Download PDFInfo
- Publication number
- DE102012112769A1 DE102012112769A1 DE102012112769A DE102012112769A DE102012112769A1 DE 102012112769 A1 DE102012112769 A1 DE 102012112769A1 DE 102012112769 A DE102012112769 A DE 102012112769A DE 102012112769 A DE102012112769 A DE 102012112769A DE 102012112769 A1 DE102012112769 A1 DE 102012112769A1
- Authority
- DE
- Germany
- Prior art keywords
- substrate
- metal
- discrete device
- dcb
- semiconductor chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
- H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
- H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/49524—Additional leads the additional leads being a tape carrier or flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/41—Structure, shape, material or disposition of the strap connectors after the connecting process of a plurality of strap connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04026—Bonding areas specifically adapted for layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04034—Bonding areas specifically adapted for strap connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05639—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05664—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05666—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05669—Platinum [Pt] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05671—Chromium [Cr] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/06181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29339—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29344—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29347—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29355—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/37099—Material
- H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/37117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/37124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/37099—Material
- H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/37138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/37147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/37099—Material
- H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/37138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/37155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/37099—Material
- H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/37138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/3716—Iron [Fe] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/3754—Coating
- H01L2224/37599—Material
- H01L2224/376—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/37638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/37639—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/3754—Coating
- H01L2224/37599—Material
- H01L2224/376—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/37638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/37647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/3754—Coating
- H01L2224/37599—Material
- H01L2224/376—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/37638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/37655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/3754—Coating
- H01L2224/37599—Material
- H01L2224/376—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/37638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/3766—Iron [Fe] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/4005—Shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/4005—Shape
- H01L2224/4009—Loop shape
- H01L2224/40095—Kinked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/40137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/40227—Connecting the strap to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/40247—Connecting the strap to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/41—Structure, shape, material or disposition of the strap connectors after the connecting process of a plurality of strap connectors
- H01L2224/4101—Structure
- H01L2224/4103—Connectors having different sizes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/41—Structure, shape, material or disposition of the strap connectors after the connecting process of a plurality of strap connectors
- H01L2224/4105—Shape
- H01L2224/41051—Connectors having different shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45015—Cross-sectional shape being circular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48464—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area also being a ball bond, i.e. ball-to-ball
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48717—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48724—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48738—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48739—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48738—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48744—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48738—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48747—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48738—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48755—Nickel (Ni) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48763—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48764—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48763—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48766—Titanium (Ti) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48763—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48769—Platinum (Pt) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48763—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48771—Chromium (Cr) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73221—Strap and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73263—Layer and strap connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
- H01L2224/8381—Soldering or alloying involving forming an intermetallic compound at the bonding interface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
- H01L2224/8382—Diffusion bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/84801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/84801—Soldering or alloying
- H01L2224/8482—Diffusion bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/8485—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85447—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1027—IV
- H01L2924/10271—Silicon-germanium [SiGe]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1027—IV
- H01L2924/10272—Silicon Carbide [SiC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10329—Gallium arsenide [GaAs]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13062—Junction field-effect transistor [JFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/141—Analog devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1431—Logic devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1434—Memory
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/146—Mixed devices
- H01L2924/1461—MEMS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
Abstract
Ein Modul enthält ein DCB-Substrat und eine diskrete Vorrichtung, die auf dem DCB-Substrat montiert ist, wobei die diskrete Vorrichtung einen Leadframe, einen Halbleiterchip, der auf dem Leadframe montiert ist, und ein Einkapselungsmaterial, das den Halbleiterchip bedeckt, aufweist.
Description
- Diese Erfindung betrifft ein Modul mit einer diskreten Vorrichtung, die auf einem DCB-Substrat montiert ist, und ein Verfahren zu dessen Herstellung.
- In Halbleitermodulen sind häufig unverpackte (oder ungekapselte, engl. unpackaged) Halbleiterchips mit integrierten Schaltungen direkt auf DCB(Direktkupferbondung, engl. direct copper bonding)-Substraten montiert. Bonddrähte aus Aluminium werden für eine Kopplung von Kontaktstellen (oder Kontaktpads) der Halbleiterchips an das DCB-Substrat verwendet. Aufgrund der Tatsache, dass die Bonddrähte während der Herstellung und während des Betriebs solcher Module leicht beschädigt werden, schränken die Bonddrähte die Herstellungsausbeute und Betriebszeit der Module ein.
- Die beiliegenden Zeichnungen sind für ein besseres Verständnis von Ausführungsformen vorgesehen und sind in diese Beschreibung eingefügt und bilden einen Teil derselben. Die Zeichnungen zeigen Ausführungsformen und dienen gemeinsam mit der Beschreibung der Erklärung von Prinzipien von Ausführungsformen. Andere Ausführungsformen und viele der beabsichtigten Vorteile von Ausführungsformen sind klar erkennbar, da sie unter Bezugnahme auf die folgende ausführliche Beschreibung verständlicher werden. Die Elemente der Zeichnungen sind relativ zueinander nicht unbedingt maßstabgetreu. Gleiche Bezugszeichen bezeichnen entsprechende gleiche Teile.
-
1 zeigt schematisch eine Querschnittsansicht einer Ausführungsform eines Moduls mit einer diskreten Vorrichtung, die auf einem DCB-Substrat montiert ist; -
2A –2G zeigen schematisch eine Querschnittsansicht einer Ausführungsform eines Verfahrens, das die Montage einer diskreten Vorrichtung auf einem DCB-Substrat, die Montage des DCB-Substrats auf einem Metallträger und die Anordnung eines Gehäuse auf dem Metallträger enthält; -
3A –3F zeigen schematisch eine Querschnittsansicht einer Ausführungsform eines Verfahrens, das die Montage eines Halbleiterchips auf einem Leadframe und das Bedecken des Halbleiterchips mit Einkapselungsmaterial zur Herstellung einer diskreten Vorrichtung enthält; -
4 zeigt schematisch eine Querschnittsansicht einer Ausführungsform eines Moduls, das die diskrete Vorrichtung, die in3F dargestellt ist, montiert auf einem DCB-Substrat enthält; -
5 zeigt schematisch eine perspektivische Ansicht einer Ausführungsform einer diskreten Vorrichtung, die zwei übereinander gestapelte Leistungshalbleiterchips enthält; -
6 zeigt schematisch eine Querschnittsansicht und Draufsicht einer Ausführungsform einer diskreten Vorrichtung, die zwei Leistungshalbleiterchips enthält, die auf einem Leadframe montiert sind; und -
7 zeigt schematisch eine Querschnittsansicht und Draufsicht einer Ausführungsform einer diskreten Vorrichtung, die zwei Leistungshalbleiterchips enthält, die auf einem Leadframe montiert sind. - In der folgenden ausführlichen Beschreibung wird auf die beiliegenden Zeichnungen Bezug genommen, die einen Teil hiervon bilden und in welchen zur Veranschaulichung spezifische Ausführungsformen dargestellt sind, in welchen die Erfindung ausgeführt werden kann. In dieser Hinsicht werden Richtungsangaben, wie ”oben”, ”unten”, ”vorne”, ”hinten”, ”vordere”, ”hintere”, usw. unter Bezugnahme auf die Orientierung der beschriebenen Figur(en) verwendet. Da Komponenten von Ausführungsformen in zahlreichen verschiedenen Orientierungen angeordnet sein können, werden die Richtungsangaben zur Veranschaulichung verwendet und sind in keiner Weise einschränkend. Es ist klar, dass andere Ausführungsformen verwendet werden können und strukturelle oder logische Veränderungen vorgenommen werden können, ohne vom Konzept der vorliegenden Erfindung abzuweichen. Die folgende ausführliche Beschreibung ist daher nicht in einem einschränkenden Sinn zu verstehen.
- Es ist klar, dass die Merkmale der verschiedenen beispielhaften, hierin beschriebenen Ausführungsformen miteinander kombiniert werden können, falls nicht anders angegeben.
- Wie in dieser Beschreibung verwendet, sollen die Begriffe ”gekoppelt” und/oder ”elektrisch gekoppelt” nicht bedeuten, dass die Elemente direkt aneinander gekoppelt sein müssen; es können Zwischenelemente zwischen den ”gekoppelten” oder ”elektrisch gekoppelten” Elementen vorgesehen sein.
- Im Folgenden sind diskrete Vorrichtungen beschrieben, die Halbleiterchips, insbesondere Leistungshalbleiterchips enthalten. Die Halbleiterchips können verschiedener Art sein, können durch unterschiedliche Technologien hergestellt werden und können zum Beispiel integrierte elektrische, elektro-optische oder elektro-mechanische Schaltungen oder passive Elemente enthalten. Die integrierten Schaltungen können zum Beispiel als logische integrierte Schaltungen, analoge integrierte Schaltungen, integrierte Schaltungen mit gemischtem Signal (engl. mixed signal ICs), integrierte Leistungsschaltungen, Speicherschaltungen oder integrierte passive Elemente ausgebildet sein. Ferner können die Halbleiterchips als so genannte MEMS (mechanische Mikro-Elektrosysteme) ausgebildet sein und können mikro-mechanische Strukturen, wie Brücken, Membrane oder Zungenstrukturen enthalten. Die Halbleiterchips können als Sensoren oder Aktuatoren, zum Beispiel Drucksensoren, Beschleunigungssensoren, Drehsensoren, Magnetfeldsensoren, elektro-magnetische Feldsensoren, Mikrophone usw. ausgebildet sein. Die Halbleiterchips müssen nicht aus spezifischem Halbleitermaterial hergestellt werden, zum Beispiel, Si, SiC, SiGe, GaAs, und können ferner anorganische und/oder organische Materialien enthalten, die keine Halbleiter sind, wie zum Beispiel Isolatoren, Kunststoffe oder Metalle. Ferner können die Halbleiterchips verpackt (oder gehäust, engl. packaged) oder unverpackt (oder ungehäust, engl. unpackaged) sein.
- Insbesondere können Halbleiterchips mit einer vertikalen Struktur enthalten sein, das heißt, dass die Halbleiterchips derart hergestellt werden können, dass elektrische Ströme in eine Richtung senkrecht zu den Hauptflächen der Halbleiterchips fließen können. Ein Halbleiterchip mit einer vertikalen Struktur hat an seinen zwei Hauptflächen Elektroden, das heißt, an seiner oberen Seite und unteren Seite. Insbesondere können Leistungshalbleiterchips eine vertikale Struktur haben und Lastelektroden auf beiden Hauptflächen haben. Die vertikalen Leistungshalbleiterchips können zum Beispiel als Leistungs-MOSFETs (Metal Oxide Semiconductor Field Effect Transistors), IGBTs (Insulated Gate Bipolar Transistors), JFETs (Junction Gate Field Effect Transistors) oder bipolare Leistungstransistoren gestaltet sein. Zum Beispiel können sich die Source-Elektrode und Gate-Elektrode eines Leistungs-MOSFET auf einer Fläche befinden, während die Drain-Elektrode des Leistungs-MOSFET auf der anderen Fläche angeordnet ist. Zusätzlich können die in der Folge beschriebenen Vorrichtungen integrierte Schaltungen zur Steuerung der integrierten Schaltungen der Leistungshalbleiterchips enthalten.
- Die Halbleiterchips haben Kontaktstellen (oder Kontaktelemente oder Kontaktpads oder Anschlussklemmen oder Anschlussterminals), welche die Herstellung eines elektrischen Kontakts mit den integrierten Schaltungen ermöglichen, die in den Halbleiterchips enthalten sind. Die Kontaktstellen können eine oder mehrere Metallschichten enthalten, die auf das Halbleitermaterial aufgebracht werden. Die Metallschichten können mit jeder gewünschten geometrischen Form und jeder gewünschten Materialzusammensetzung hergestellt werden. Die Metallschichten können zum Beispiel die Form einer Schicht aufweisen, die eine Fläche bedeckt. Jedes gewünschte Metall oder jede gewünschte Metalllegierung, zum Beispiel Aluminium, Titan, Gold, Silber, Kupfer, Palladium, Platin, Nickel, Chrom oder Nickelvanadium, kann als das Material verwendet werden. Die Metallschichten müssen nicht homogen sein oder aus nur einem Material hergestellt sein, das heißt, verschiedene Zusammensetzungen und Konzentrationen der Materialien, die in den Metallschichten enthalten sind, sind möglich.
- Die in der Folge beschriebenen Vorrichtungen können in einer diskreten Form mit zwei oder mehr elektrischen Anschlussklemmen (engl. terminals) vorgesehen sein. Die elektrischen Anschlussklemmen der diskreten Vorrichtungen sollen an ein DCB-Substrat, zum Beispiel durch Löten angeschlossen werden. Die diskreten Vorrichtungen enthalten einen oder mehrere Halbleiterchip(s), der bzw. die auf einem Leadframe montiert sein kann (können). Der Leadframe enthält Die-Pads und Anschlussdrähte (oder Anschlüsse, engl. leads). Sowohl die Die-Pads wie auch die Anschlussdrähte (oder Leads) können die elektrischen Anschlussklemmen der diskreten Vorrichtungen bilden. Zusätzlich können die Halbleiterchips oder zumindest Teile der Halbleiterchips durch Bedecken der Halbleiterchips mit einem Einkapselungsmaterial verpackt werden, das elektrisch isolierend sein kann und das einen Einkapselungskörper bilden kann. Das Einkapselungsmaterial kann ein geeignetes duroplastisches, thermoplastisches oder wärmehärtendes Material oder Laminat (Prepreg) sein und kann Füllmaterialien enthalten. Verschiedene Techniken können zur Einkapselung der Halbleiterchips mit dem Einkapselungsmaterial verwendet werden, zum Beispiel Pressformen (engl. compression molding), Spritzguss, Pulverformen (engl. powder molding), Flüssigkeitsformen (engl. liquid molding) oder Laminieren.
- Die diskreten Vorrichtungen werden auf DCB(Direktkupferbindungs)-Substraten montiert. Ein DCB-Substrat enthält ein Keramiksubstrat, das zum Beispiel aus Aluminiumoxid besteht. Auf den oberen und unteren Flächen des Keramiksubstrats sind Kupferschichten abgeschieden. Die Kupferschichten können auch strukturiert sein, um Leiterbahnen zu bilden.
- Die in der Folge beschriebenen Module enthalten äußere Kontaktelemente (oder äußere Kontaktstellen), die jede beliebige Form und Größe aufweisen können. Die äußeren Kontaktelemente können von außerhalb der Module zugänglich sein und können somit ermöglichen, dass ein elektrischer Kontakt mit den Halbleiterchips von außerhalb der Module hergestellt wird. Ferner können die äußeren Kontaktelemente wärmeleitend sein und können als Wärmesenken zur Dissipation von Wärme dienen, die von den Halbleiterchips erzeugt wird. Die äußeren Kontaktelemente können aus jedem gewünschten elektrisch leitenden Material bestehen, zum Beispiel einem Metall wie Kupfer, Aluminium oder Gold, oder einer Metalllegierung. Die äußeren Kontaktelemente können aus Teilen von Metallklemmen gebildet sein. Lötmaterial, wie Lötkugeln oder Lötpunkte, können auf den äußeren Kontaktelementen abgeschieden sein.
- Jedes der Module hat mindestens eine Montagefläche. Die Montagefläche dient zur Montage des Moduls an eine andere Komponente, zum Beispiel eine Leiterplatte, wie eine PCB (gedruckte Leiterplatte, engl. Printed Circuit Board). Äußere Kontaktelemente und insbesondere äußere Kontaktflächen werden auf der Montagefläche abgeschieden, um das Modul elektrisch an die Komponente zu koppeln, auf der das Modul montiert ist. Lötmittelablagerungen, wie Lötmittelkugeln, oder andere geeignete Verbindungselemente können zur Herstellung einer elektrischen und insbesondere mechanischen Verbindung zwischen dem Modul und der Komponente, auf der das Modul montiert ist, verwendet werden.
-
1 zeigt schematisch eine Querschnittsansicht eines Moduls10 . Das Modul10 enthält einen Metallträger11 , ein DCB-Substrat12 , das auf dem Metallträger11 montiert ist, und eine diskrete Vorrichtung13 , die auf dem DCB-Substrat12 montiert ist. Zusätzlich sind Metallklemmen (oder Metallclips)14 ,15 auf dem DCB-Substrat12 montiert und ein Gehäuse16 ist über dem Metallträger11 angebracht und nimmt das DCB-Substrat12 und die diskrete Vorrichtung13 auf. Flächen17 ,18 der Metallklemmen14 ,15 dienen als äußere Kontaktelemente. -
2A –2G , zusammen2 , zeigen schematisch eine Ausführungsform eines Verfahrens zur Herstellung eines Moduls20 , das in2G dargestellt ist. -
2A zeigt schematisch ein DCB-Substrat21 . Das DCB-Substrat21 besteht aus einem Keramiksubstrat22 , das zum Beispiel aus Aluminiumoxid besteht. Kupferschichten23 ,24 sind auf der oberen bzw. unteren Fläche des Keramiksubstrats22 abgeschieden. Zumindest die Kupferschicht23 auf der oberen Fläche des Keramiksubstrats22 ist strukturiert, wodurch die Kupferschicht23 in Kupferkontaktstellen geteilt ist, die elektrisch voneinander isoliert sind. -
2B zeigt schematisch eine diskrete Vorrichtung25 , eine Metallklemme26 und einen Halbleiterchip27 , die auf den Kupferkontaktstellen der Kupferschicht23 montiert sind. Die diskrete Vorrichtung25 wurde vor der Montage der diskreten Vorrichtung25 auf dem DCB-Substrat21 vorfabriziert. In einer Ausführungsform wurde die diskrete Vorrichtung25 getestet, bevor die diskrete Vorrichtung25 auf dem DCB-Substrat21 montiert wurde. Die diskrete Vorrichtung25 enthält einen verpackten Halbleiterchip28 , der ein Leistungshalbleiterchip ist und eine erste Kontaktstelle29 auf seiner unteren Fläche und eine zweite Kontaktstelle30 auf seiner oberen Fläche aufweist. In einer Ausführungsform sind die erste und zweite Kontaktstelle29 ,30 Lastelektroden und eine dritte Kontaktstelle, die als Steuerelektrode dient und in2B nicht dargestellt ist, ist auf der oberen Fläche des Halbleiterchips28 angeordnet. Der Halbleiterchip28 ist auf einem Leadframe9 montiert, wobei die erste Kontaktstelle29 dem Leadframe9 zugewandt ist. Ein Ende einer Metallklemme31 ist an der zweiten Kontaktstelle30 befestigt. Ein Einkapselungsmaterial32 bedeckt zumindest einen Teil des Halbleiterchips28 , des Leadframe9 und der Metallklemme31 . Das andere Ende der Metallklemme31 , das nicht an der zweiten Kontaktstelle30 befestigt ist, und die untere Fläche des Leadframe9 bilden Anschlussklemmen der diskreten Vorrichtung25 , die zum elektrischen und mechanischen Koppeln der diskreten Vorrichtung25 an die Kupferschicht23 verwendet werden. - Die Metallklemme
26 hat ein Ende33 , das an der Kupferschicht23 befestigt ist, und ein Ende34 , das später als ein äußeres Kontaktelement dient. Die Metallklemme26 besteht aus einem geeigneten Metall oder einer geeigneten Metalllegierung, zum Beispiel Kupfer oder Aluminium. - Der Halbleiterchip
27 ist unverpackt und ist direkt auf der Kupferschicht23 angeordnet. Der Halbleiterchip27 hat an seiner oberen Fläche Kontaktstellen35 . Der Halbleiterchip27 ist an die Kupferschicht23 geklebt. - In einer Ausführungsform sind die diskrete Vorrichtung
25 und die Metallklemme26 elektrisch und mechanisch an das DCB-Substrat21 durch Diffusionslöten gekoppelt. Dazu wird ein Lötmaterial auf den Anschlussklemmen der diskreten Vorrichtung25 und dem Ende33 der Metallklemme26 abgeschieden. In einer Ausführungsform besteht das Lötmaterial aus AuSn, AgSn, CuSn, Sn, AuIn, AgIn, AuSi oder CuIn. - In einer Ausführungsform wird das DCB-Substrat
21 gemeinsam mit der diskreten Vorrichtung25 und der Metallklemme26 in einen Ofen platziert und auf eine geeignete Temperatur erwärmt, um das Lötmaterial zu schmelzen. Während des Lötprozesses können die diskrete Vorrichtung25 und die Metallklemme26 auf das DCB-Substrat21 gepresst werden. Das Lötmaterial erzeugt dann metallische Verbindungen zwischen den Anschlussklemmen der diskreten Vorrichtung25 , der Metallklemme26 und den Kontaktstellen der Kupferschicht23 , die hohen Temperaturen widerstehen können, da das Lötmaterial eine temperaturbeständige und mechanisch äußerst stabile intermetallische Phase mit hochschmelzenden Materialien der Anschlussklemmen der diskreten Vorrichtung25 , der Metallklemme26 und der Kupferschicht23 bildet. Die intermetallische Phase hat eine höhere Schmelztemperatur als das Lötmaterial, das zur Erzeugung der intermetallischen Phase verwendet wird. In dem Prozess wird das niederschmelzende Lötmaterial vollständig transformiert, d. h., geht vollständig in die intermetallische Phase über. -
2C zeigt schematisch Bonddrähte40 , die die Kontaktstellen35 des Halbleiterchips27 an Kontaktstellen der Kupferschicht23 koppeln. -
2D zeigt schematisch einen Metallträger41 . Für eine mechanische Stabilisierung und Wärmeabfuhr wird das DCB-Substrat21 auf dem Metallträger41 montiert, indem zum Beispiel die Kupferschicht24 auf die obere Fläche des Metallträgers41 gelötet wird. Während des Betriebs des Moduls20 kann der Metallträger41 den Wärmeverlust zu einem Kühlsystem übertragen. Der Metallträger41 besteht aus einem geeigneten Metall oder einer geeigneten Metalllegierung, zum Beispiel Kupfer. -
2E zeigt schematisch ein Gehäuse42 , das auf dem Metallträger41 angeordnet ist und das DCB-Substrat21 gemeinsam mit der diskreten Vorrichtung25 und dem Halbleiterchip27 aufnimmt. Das Gehäuse42 hat eine Öffnung43 , die ermöglicht, dass das obere Ende34 der Metallklemme26 außerhalb des Gehäuses42 liegt, wo es als äußeres Kontaktelement dienen kann. Das Gehäuse42 kann aus Kunststoff bestehen. -
2F zeigt schematisch ein Silikongel44 , das auf dem DCB-Substrat21 abgeschieden ist und die diskrete Vorrichtung25 , den unteren Teil der Metallklemme26 , den Halbleiterchip27 und die Bonddrähte40 überzieht. -
2G zeigt schematisch ein Epoxidharz45 , das auf dem Silikongel44 abgeschieden ist. - Das Modul
20 , wie in2G dargestellt, enthält nur eine diskrete Vorrichtung25 . In einer Ausführungsform sind weitere diskrete Vorrichtungen ähnlich der Vorrichtung25 auf dem DCB-Substrat21 montiert. Einer oder mehrere der Halbleiterchips, die in diesen diskreten Vorrichtungen enthalten sind, besteht bzw. bestehen aus einem Siliziumcarbid(SiC)-Substrat. Zusätzlich können andere unverpackte Halbleiterchips ähnlich dem Halbleiterchip27 direkt an dem DCB-Substrat21 befestigt sein. In einer Ausführungsform bestehen alle Halbleiterchips, die in den diskreten Vorrichtungen enthalten sind, aus einem Siliziumcarbidsubstrat und alle unverpackten Halbleiterchips, die direkt auf dem DCB-Substrat21 montiert sind, bestehen aus einem Siliziumsubstrat. In einer Ausführungsform sind nur diskrete Vorrichtungen in dem Modul20 enthalten und keine unverpackten Halbleiterchips sind direkt auf dem DCB-Substrat21 montiert. - In
2G ist nur eine Metallklemme26 dargestellt, die als äußeres Kontaktelement dient. Es ist jedoch offensichtlich, dass weitere Metallklemmen wie die Metallklemme26 bereitgestellt sein können, die an der Kupferschicht23 befestigt sind und Teile aufweisen, die sich an einer Fläche46 des Gehäuses42 befinden und als äußere Kontaktelemente dienen, um einen Zugang zu den diskreten Vorrichtungen und Halbleiterchips zu ermöglichen, die in dem Modul20 enthalten sind. Die Fläche46 kann als Montagefläche zur Montage des Moduls20 an einer anderen Komponente, zum Beispiel einer Leiterplatte wie einer PCB (gedruckten Leiterplatte) verwendet werden. - Da der Leistungshalbleiterchip
28 in der diskreten Vorrichtung25 enthalten ist, sind keine Bonddrähte zur Kopplung des Leistungshalbleiterchips28 an das DCB-Substrat21 erforderlich. Dies erhöht die Herstellungsausbeute und Betriebszeit des Moduls20 . Ferner verbessert die Metallklemme31 die Leistung der diskreten Vorrichtung25 in Bezug auf Verluste des leitenden Zustandes und Schaltverluste. Wenn Bonddrähte innerhalb der diskreten Vorrichtung25 verwendet werden, sind zusätzlich die Stabilität und Leistung der Vorrichtung25 verbessert, insbesondere für Chipflächen, die kleiner als 10 mm2 , und Bonddrähte, die dünner als 100 μm (Mikrometer) sind. - Es ist offensichtlich, dass andere diskrete Vorrichtungen als die diskrete Vorrichtung
25 , die in2G dargestellt ist, auf dem DCB-Substrat21 montiert sein können.3A –3F zeigen schematisch eine Querschnittsansicht einer Ausführungsform eines Verfahrens zur Herstellung einer Vorrichtung30 , wie in3F dargestellt, die in einem Modul ähnlich dem Modul20 enthalten sein kann. -
3A zeigt schematisch einen Leadframe190 in einer Draufsicht von oben (oben), einer Querschnittsansicht (Mitte) entlang der Linie A-A', die in der Draufsicht von oben dargestellt ist, und einer Querschnittsansicht (unten) entlang der Linie B-B', die in der Draufsicht von oben dargestellt ist. Der Leadframe190 enthält mehrere Die-Pads200 , von welchen nur eines in3A dargestellt ist. Drei Anschlussdrähte (engl. leads)210 ,220 und230 (oder mehr Anschlussdrähte) sind jedem der Die-Pads200 zugeordnet. Die Anschlussdrähte210 ,220 und230 können im Wesentlichen parallel von einer Seite des Die-Pads200 abstehen. Der Anschlussdraht210 liegt direkt an einer Seite des Die-Pads200 an. Die Die-Pads200 und die Anschlussdrähte210 ,220 und230 sind durch Dämme (Streben, engl. tie bars) verbunden, die der Deutlichkeit wegen in3A nicht dargestellt sind. Wie in den Querschnittsansichten von3A dargestellt, sind die Anschlussdrähte210 ,220 und230 in einer anderen Ebene als das Die-Pad200 angeordnet, können aber als Alternative in derselben Ebene angeordnet sein. - Der Leadframe
190 ist aus Metallen oder Metalllegierungen hergestellt, insbesondere Kupfer, Kupferlegierungen, Eisennickel, Aluminium, Aluminiumlegierungen oder anderen elektrisch leitenden Materialien. Ferner kann der Leadframe190 mit einem elektrisch leitenden Material, zum Beispiel Kupfer, Silber, Eisennickel oder Nickelphosphor, plattiert sein. Die Form des Leadframe190 ist auf keine Größe oder geometrische Form beschränkt. Zum Beispiel kann der Leadframe190 eine Dicke im Bereich von 100 μm (Mikrometer) bis 1 mm haben oder noch dicker sein. Der Leadframe190 kann durch Lochen, Fräsen oder Stanzen einer Metallplatte hergestellt werden. -
3B zeigt schematisch einen Leistungshalbleiterchip100 , der auf dem Die-Pad200 montiert ist. Weitere Halbleiterchips, die auch Leistungshalbleiterchips sein können, können auf weiteren Die-Pads des Leadframe190 montiert sein, die in3B nicht dargestellt sind. Die Halbleiterchips können auf einem Wafer fabriziert sein, der aus einem Halbleitermaterial besteht, und insbesondere auf demselben Wafer, können aber als Alternative auf verschiedenen Wafern hergestellt worden sein. Ferner können die Halbleiterchips physikalisch identisch sein, können aber auch verschiedene integrierte Schaltungen enthalten. - Der Leistungshalbleiterchip
100 ist auf dem Die-Pad200 so montiert, dass seine erste Fläche130 dem Die-Pad200 zugewandt ist. Der Leistungshalbleiterchip100 hat eine erste Elektrode110 auf der ersten Fläche130 und eine zweite Elektrode120 auf einer zweiten Fläche140 . Die erste und zweite Elektrode110 ,120 sind Lastelektroden. Ferner hat der Leistungshalbleiterchip100 eine dritte Elektrode150 auf seiner zweiten Fläche140 . Die dritte Elektrode150 ist eine Steuerelektrode. - In einer Ausführungsform ist der Leistungshalbleiterchip
100 als ein Leistungstransistor konfiguriert, zum Beispiel ein Leistungs-MOSFET, IGBT, JFET oder bipolarer Leistungstransistor. Im Fall eines Leistungs-MOSFET oder eines JFET ist die erste Lastelektrode110 eine Drain-Elektrode, die zweite Lastelektrode120 ist eine Source-Elektrode und die Steuerelektrode150 ist eine Gate-Elektrode. Im Falle eines IGBT ist die erste Lastelektrode110 eine Kollektorelektrode, die zweite Lastelektrode120 ist eine Emitterelektrode und die Steuerelektrode150 ist eine Gate-Elektrode. Im Falle eines bipolaren Leistungstransistors ist die erste Lastelektrode110 eine Kollektorelektrode, die zweite Lastelektrode120 ist eine Emitterelektrode und die Steuerelektrode150 ist eine Basiselektrode. Während des Betriebs können Spannungen bis zu 5, 50, 100, 500 oder 1000 V oder noch höher zwischen den Lastelektroden110 und120 angelegt werden. Die Schaltfrequenz, die an die Steuerelektrode150 angelegt wird, kann im Bereich von 1 kHz bis 100 MHz sein, kann aber auch außerhalb dieses Bereichs liegen. - Die erste Elektrode
110 kann durch Diffusionslöten elektrisch an das Die-Pad200 gekoppelt werden. Dazu kann ein Lötmaterial auf der ersten Elektrode110 oder der oberen Fläche des Die-Pads200 (nicht dargestellt) zum Beispiel durch Sputtern oder andere geeignete physikalische oder chemische Abscheidungsverfahren abgeschieden werden. Das Lötmaterial kann eine Dicke im Bereich von 100 nm bis 10 μm (Mikrometer) aufweisen, insbesondere im Bereich von 1 bis 3 μm (Mikrometer). Während des Lötvorgangs diffundiert das Lötmaterial in benachbarte Materialien, was zu einer intermetallischen Phase an der Grenzfläche zwischen dem Leistungshalbleiterchip100 und dem Die-Pad200 führt. Das Lötmaterial kann zum Beispiel aus AuSn, AgSn, CuSn, Sn, AuIn, AgIn, AuSi oder CuIn bestehen. - Anstelle eines Diffusionslötprozesses können andere Verbindungstechniken zur Befestigung des Leistungshalbleiterchips
100 an dem Die-Pad200 verwendet werden, zum Beispiel Weichlöten (engl. soft soldering) oder Klebebindung (engl. adhesive bonding) mittels eines elektrisch leitenden Klebstoffs. Wenn ein Weichlötprozess zur Verbindung des Leistungshalbleiterchips100 und des Die-Pads200 aneinander verwendet wird, bleibt das Lötmaterial nach Beendigung des Lötprozesses an der Grenzfläche zwischen dem Leistungshalbleiterchip100 und dem Die-Pad200 . Im Falle einer Klebebindung kann ein elektrisch leitender Klebstoff verwendet werden, der auf gefüllten oder ungefüllten Polyimiden, Epoxidharzen, Acrylatharzen, Silikonharzen oder Gemischen davon basieren kann und mit Gold, Silber, Nickel oder Kupfer angereichert sein kann, um eine elektrische Leitfähigkeit zu produzieren. -
3C zeigt schematisch eine Metallklemme160 , die über dem Leistungshalbleiterchip100 und dem Anschlussdraht220 angeordnet ist. Die Metallklemme160 besteht aus drei Abschnitten300 ,310 und320 , die in3C durch gestrichelte Linien dargestellt sind. Der Abschnitt300 erstreckt sich parallel zu den oberen Flächen des Leistungshalbleiterchips100 und des Leadframe190 . Die Abschnitte310 und320 erstrecken sich im Wesentlichen orthogonal zum Abschnitt300 . Ein Ende des Abschnitts310 hat eine Kontaktfläche330 , die an der zweiten Elektrode120 des Leistungshalbleiterchips100 befestigt ist. Ein Ende des Abschnitts320 hat eine Kontaktfläche340 , die an der oberen Fläche des Anschlussdrahts220 befestigt ist. - Die Metallklemme
160 ist aus einem Metall oder einer Metalllegierung hergestellt, insbesondere Kupfer, Kupferlegierungen, Eisennickel, Aluminium, Aluminiumlegierungen oder anderen elektrisch leitenden Materialien. In einer Ausführungsform ist die Metallklemme160 mit einem elektrisch leitenden Material plattiert, zum Beispiel, Kupfer, Silber, Eisennickel oder Nickelphosphor. Die Form der Metallklemme160 ist nicht auf eine bestimmte Größe oder geometrische Form beschränkt. Die Metallklemme160 kann die Form haben, die beispielhaft in3C dargestellt ist, wobei aber jede andere Form ebenso möglich ist. Die Metallklemme160 kann eine Dicke im Bereich von 100 μm (Mikrometer) bis einigen Millimetern haben oder kann sogar noch dicker sein. Die Metallklemme160 kann durch Stanzen, Lochen, Pressen, Schneiden, Sägen, Fräsen oder jede andere geeignete Technik hergestellt werden. - Die Metallklemme
160 kann am Leistungshalbleiterchip100 und dem Anschlussdraht220 auf gleiche Weise befestigt werden, wie der Leistungshalbleiterchip 100 am Die-Pad200 befestigt wird. Zum Beispiel können Diffusionslöten, Weichlöten oder Klebebindung mittels eines elektrisch leitenden Klebstoffs angewendet werden. -
3D zeigt schematisch einen Bonddraht350 , der an der Steuerelektrode150 des Leistungshalbleiterchips100 und dem Anschlussdraht230 befestigt ist. Zum Beispiel können Kugelbonden (engl. ball bonding) oder Keilbonden (engl. wedge bonding) als Verbindungstechnik angewendet werden, um den Bonddraht350 herzustellen. -
3E zeigt schematisch ein Einkapselungsmaterial360 , das einen Abschnitt der Vorrichtung30 einkapselt, aber zumindest die obere Fläche180 der Metallklemme160 und Teile der Anschlussdrähte210 ,220 und230 unbedeckt lässt. Ferner sind Teile des Die-Pads200 nicht mit dem Einkapselungsmaterial360 überzogen, insbesondere die untere Fläche des Die-Pads200 . Die obere Fläche des Einkapselungsmaterials360 bildet gemeinsam mit der oberen Fläche180 der Metallklemme160 eine Ebene. Ein Formtransferprozess (engl. mold transfer process) kann zur Einkapselung der Komponenten ausgeführt werden, die auf dem Leadframe190 angeordnet sind, mit einem Formmaterial (oder Vergussmaterial, engl. mold material) als das Einkapselungsmaterial360 . - Das Formmaterial kann aus jedem geeigneten thermoplastischen oder wärmehärtenden Material bestehen, insbesondere kann es aus einem Material bestehen, das allgemein in der gegenwärtigen Halbleiterverpackungstechnologie verwendet wird. Es können verschiedene Techniken zum Bedecken der Komponenten der Vorrichtung
30 mit dem Formmaterial verwendet werden, zum Beispiel Pressformen, Spritzguss, Pulverformen oder Flüssigformen. - Vor oder nach der Einkapselung mit dem Formmaterial werden die einzelnen Vorrichtungen
30 durch Trennen des Leadframe190 , zum Beispiel durch Sägen oder Schneiden der Dämme des Leadframe190 , voneinander getrennt. Andere Trennverfahren wie Ätzen, Fräsen, Laserabtrag oder Stanzen, können ebenso verwendet werden. -
3F zeigt schematisch, dass die Anschlussdrähte210 ,220 und230 zum Beispiel S-förmig gebogen sind, um eine Stufe zu bilden, wie in3F dargestellt ist. Das Biegen der Anschlussdrähte210 ,220 und230 kann zum Beispiel im Verlauf eines Zuschnitt- und Formungsprozesses erfolgen. In einer Ausführungsform werden die Enden der Anschlussdrähte210 ,220 und230 in die Richtung der Metallklemme160 gebogen. Die Anschlussdrähte210 ,220 und230 werden so gebogen, dass ihre oberen Oberflächen240 ,250 bzw.260 (in3F durch gestrichelte Linien dargestellt) in einer Ebene270 angeordnet sind, die durch die freiliegende Fläche180 der Metallklemme160 definiert ist und insbesondere die obere Fläche des Einkapselungsmaterials360 . Es kann vorgesehen sein, dass die Fläche der freiliegenden Fläche180 der Metallklemme160 , die elektrisch an die Elektrode120 des Leistungshalbleiterchips100 gekoppelt ist, größer ist als die Kontaktfläche der Fläche240 des Anschlussdrahts210 , der elektrisch an die Elektrode110 des Leistungshalbleiterchips100 gekoppelt ist. - Die Metallklemme
160 und die Anschlussdrähte210 ,220 und230 dienen als elektrische Anschlussklemmen der Vorrichtung30 . Die Fläche180 der Metallklemme160 und die Oberflächen240 ,250 und260 der Anschlussdrähte210 ,220 und230 werden für eine elektrische Kopplung der Vorrichtung30 an andere Komponenten verwendet, zum Beispiel, ein DCB-Substrat wie unten beschrieben. -
4 zeigt schematisch eine Querschnittsansicht eines Moduls50 , das die in3F dargestellte diskrete Vorrichtung30 enthält. Das Modul50 enthält ein DCB-Substrat21 mit einem Keramiksubstrat22 und Kupferschichten23 ,24 , wobei zumindest die obere Kupferschicht23 strukturiert ist. Die Vorrichtung30 ist auf der Kupferschicht23 so montiert, dass die Anschlussdrähte210 ,220 ,230 mit verschiedenen Kupferkontaktstellen der Kupferschicht23 in elektrischem Kontakt stehen. Zusätzlich ist das DCB-Substrat21 auf einem Metallträger41 montiert und ein Gehäuse42 ist über dem Metallträger41 angeordnet und nimmt das DCB-Substrat21 und die diskrete Vorrichtung30 auf. Metallklemmen26 sind an der Kupferschicht23 befestigt und erstrecken sich durch Öffnungen43 im Gehäuse42 zu der oberen Fläche des Gehäuses42 , wobei die oberen Enden34 der Metallklemmen26 als äußere Kontaktelemente dienen. Die äußeren Kontaktelemente ermöglichen einen elektrischen Zugang zu den Anschlussdrähten210 ,220 und230 . - Es ist offensichtlich, dass die diskreten Vorrichtungen
25 und30 , die in2G und4 dargestellt sind, nur Beispiele für diskrete oberflächenmontierbare Vorrichtungen (engl. surface mount device (SMD)) sind, die in den Modulen20 und50 integriert sein können. Im Allgemeinen können andere diskrete oberflächenmontierbare Vorrichtungen in den Modulen20 und50 integriert sein. Beispiele für solche diskreten Vorrichtungen sind in5 –7 dargestellt. -
5 zeigt schematisch eine perspektivische Ansicht einer Vorrichtung500 , die ein Die-Pad501 , Anschlussdrähte502 –506 , Leistungshalbleiterchips507 ,508 , Metallklemmen509 ,510 und Bonddrähte511 ,512 enthält. Der Leistungshalbleiterchip507 ist auf dem Die-Pad501 so montiert, dass seine Drain-Elektrode dem Die-Pad501 zugewandt ist. Die Metallklemme510 koppelt eine Source-Elektrode515 des Leistungshalbleiterchips507 elektrisch an den Anschlussdraht503 und der Bonddraht511 koppelt eine Gate-Elektrode516 des Leistungshalbleiterchips507 elektrisch an den Anschlussdraht506 . Der Leistungshalbleiterchip508 ist über der Metallklemme510 so angeordnet, dass seine Drain-Elektrode der Metallklemme510 zugewandt ist. Eine Source-Elektrode513 des Leistungshalbleiterchips508 ist durch die Metallklemme509 elektrisch an den Anschlussdraht504 gekoppelt und eine Gate-Elektrode514 des Leistungshalbleiterchips508 ist durch den Bonddraht512 elektrisch an den Anschlussdraht502 gekoppelt. Das Die-Pad501 und der Anschlussdraht505 sind in einem Stück ausgebildet. Das Die-Pad501 und die Leistungshalbleiterchips507 ,508 sind von einem Formmaterial eingekapselt, das nicht in5 dargestellt ist. -
6 zeigt schematisch eine Draufsicht von oben (oben) und eine Querschnittsansicht (unten) entlang einer Linie A-A', die in der Draufsicht von oben dargestellt ist, einer Vorrichtung600 . Die Vorrichtung600 enthält Die-Pads601 ,602 , Anschlussdrähte603 –605 , Leistungshalbleiterchips606 ,607 , Metallschichten608 –611 und ein Formmaterial612 . Die Leistungshalbleiterchips606 ,607 sind auf den Die-Pads601 bzw.602 so montiert, dass ihre Drain-Elektroden den Die-Pads601 ,602 zugewandt sind. Die Metallschichten608 ,610 koppeln eine Source-Elektrode613 und eine Gate-Elektrode614 des Leistungshalbleiterchips606 elektrisch an das Die-Pad602 bzw. den Anschlussdraht603 . Die Metallschichten609 ,611 koppeln eine Source-Elektrode615 und eine Gate-Elektrode616 des Leistungshalbleiterchips607 elektrisch an den Anschlussdraht605 bzw.604 . Das Formmaterial612 bedeckt die Leistungshalbleiterchips606 ,607 . In einer Ausführungsform werden die Metallschichten608 –611 durch galvanische Abscheidungsmethoden abgeschieden. In einer Ausführungsform sind die Metallschichten608 –611 Metallklemmen. -
7 zeigt schematisch ein Draufsicht von oben (oben) und eine Querschnittsansicht (unten) entlang einer Linie A-A', die in der Draufsicht von oben dargestellt ist, einer Vorrichtung700 . Die Vorrichtung700 enthält Die-Pads701 ,702 , Anschlussdrähte703 –710 , Leistungshalbleiterchips711 ,712 , eine Metallklemme713 , Bonddrähte714 ,715 und ein Formmaterial716 . Die Leistungshalbleiterchips711 ,712 sind auf den Die-Pads701 ,702 so montiert, dass ihre Drain-Elektroden717 ,718 den Die-Pads701 bzw.702 zugewandt sind. Die Metallklemme713 koppelt Source-Elektroden719 ,720 der Leistungshalbleiterchips711 ,712 elektrisch an die Anschlussdrähte708 ,709 . Die Bonddrähte714 ,715 koppeln Gate-Elektroden721 ,722 der Leistungshalbleiterchips711 ,712 elektrisch an die Anschlussdrähte707 bzw.710 . Das Formmaterial716 bedeckt die Leistungshalbleiterchips711 ,712 . Das Die-Pad701 und die Anschlussdrähte703 ,704 sind in einem Stück gebildet. Das Die-Pad702 und die Anschlussdrähte705 ,706 sind in einem Stück gebildet. Die Anschlussdrähte708 ,709 sind in einem Stück gebildet. - Während ein besonderes Merkmal oder ein besonderer Aspekt einer Ausführungsform der Erfindung in Bezug auf nur eine von mehreren Ausführungen offenbart worden sein mag, kann zusätzlich ein solches Merkmal oder ein solcher Aspekt mit einem oder mehreren anderen Merkmalen oder Aspekten der anderen Ausführungen kombiniert werden, falls dies für eine bestimmte Anwendung erwünscht und vorteilhaft ist. Ferner sollen in dem Ausmaß, in dem die Begriffe ”enthalten”, ”haben”, ”mit” oder andere Varianten davon entweder in der ausführlichen Beschreibung oder den Ansprüchen verwendet werden, solche Begriffe inklusive sein, ähnlich wie der Begriff ”aufweisen”.
- Ferner sollte klar sein, dass Ausführungsformen der Erfindung in diskreten Schaltungen, teilweise integrierten Schaltungen oder vollständig integrierten Schaltungen oder Programmierungsmitteln implementiert sein können. Ebenso ist der Begriff ”beispielhaft” nur als ein Beispiel und nicht als das Beste oder Optimale zu verstehen. Es ist auch klar, dass Merkmale und/oder Elemente, die hierin dargestellt sind, der Einfachheit und des besseren Verständnisses wegen mit besonderen Dimensionen relativ zueinander abgebildet sind und dass die tatsächlichen Dimensionen sich wesentlich von den hierin dargestellten unterscheiden können.
- Obwohl spezifische Ausführungsformen hierin dargestellt und beschrieben wurden, ist für einen Durchschnittsfachmann auf dem Gebiet klar, dass eine Reihe anderer und/oder äquivalenter Ausführungen anstelle der dargestellten und beschriebenen spezifischen Ausführungsformen verwendet werden kann, ohne vom Konzept der vorliegenden Erfindung abzuweichen.
Claims (25)
- Modul, umfassend: ein Direktkupferbondungs-(DCB-)Substrat; und eine diskrete Vorrichtung, die auf dem DCB-Substrat montiert ist, wobei die diskrete Vorrichtung umfasst: einen Leadframe; einen Halbleiterchip, der auf dem Leadframe montiert ist; und ein Einkapselungsmaterial, das den Halbleiterchip bedeckt.
- Modul nach Anspruch 1, ferner umfassend: einen Metallträger, wobei das DCB-Substrat auf dem Metallträger montiert ist; und ein Gehäuse, wobei das Gehäuse auf dem Metallträger angeordnet ist und das DCB-Substrat und die diskrete Vorrichtung aufnimmt.
- Modul nach Anspruch 2, ferner umfassend eine Metallklemme, wobei ein Ende der Metallklemme an dem DCB-Substrat befestigt ist und das andere Ende der Metallklemme außerhalb des Gehäuses angeordnet ist.
- Modul nach Anspruch 3, wobei das Ende der Metallklemme, das außerhalb des Gehäuses angeordnet ist, ein äußeres Kontaktelement ist.
- Modul nach einem der vorhergehenden Ansprüche, wobei der Halbleiterchip eine erste Fläche und eine zweite Fläche gegenüber der ersten Fläche hat, wobei eine erste Elektrode auf der ersten Fläche angeordnet ist und eine zweite Elektrode auf der zweiten Fläche angeordnet ist.
- Modul nach einem der vorhergehenden Ansprüche, wobei der Halbleiterchip ein Substrat umfasst, das aus Siliziumcarbid besteht.
- Modul nach einem der vorhergehenden Ansprüche, ferner umfassend einen weiteren Halbleiterchip, der auf dem DCB-Substrat montiert ist.
- Modul nach Anspruch 7, wobei der Halbleiterchip ein Substrat umfasst, das aus Siliziumcarbid besteht, und der weitere Halbleiterchip ein Substrat umfasst, das aus Silizium besteht.
- Modul nach einem der vorhergehenden Ansprüche, ferner umfassend eine Schicht Silikongel, welche die diskrete Vorrichtung einbettet.
- Modul nach Anspruch 9, ferner umfassend eine Schicht Epoxidharz, die auf der Schicht Silikongel abgeschieden ist.
- Modul nach einem der vorhergehenden Ansprüche, ferner umfassend eine weitere diskrete Vorrichtung, die auf dem DCB-Substrat montiert ist.
- Modul nach einem der vorhergehenden Ansprüche, wobei das DCB-Substrat eine Keramikschicht aufweist, die von zwei Kupferschichten eingeschlossen ist.
- Modul nach einem der vorhergehenden Ansprüche, wobei der Halbleiterchip ein Leistungs-MOSFET, IGBT, JFET oder bipolarer Leistungstransistor ist.
- Modul nach einem der vorhergehenden Ansprüche, wobei die diskrete Vorrichtung eine oberflächenmontierbare Vorrichtung (SMD) ist.
- Modul, umfassend: einen Metallträger; ein Direktkupferbondungs(-DCB-)Substrat, das auf dem Metallträger montiert ist; eine oberflächenmontierbare Vorrichtung (SMD), die auf dem DCB-Substrat montiert ist; ein Gehäuse, wobei das Gehäuse auf dem Metallträger angeordnet ist und das DCB-Substrat und die SMD aufnimmt; und mindestens eine Metallklemme, wobei ein Ende der mindestens einen Metallklemme an dem DCB-Substrat befestigt ist und das andere Ende der mindestens einen Metallklemme außerhalb des Gehäuses angeordnet ist.
- Verfahren zur Herstellung eines Moduls, wobei das Verfahren umfasst: Bereitstellen einer diskreten Vorrichtung, die einen Halbleiterchip umfasst; und Montieren der diskreten Vorrichtung auf einem Direktkupferbondungs-(DCB-)Substrat; und Montieren mindestens einer Metallklemme auf dem DCB-Substrat, wobei ein Abschnitt der mindestens einen Metallklemme ein äußeres Kontaktelement des Moduls ist.
- Verfahren nach Anspruch 16, wobei die diskrete Vorrichtung elektrische Anschlussklemmen umfasst, das DCB-Substrat eine strukturierte Kupferschicht umfasst und die Montage der diskreten Vorrichtung auf dem DCB-Substrat das Befestigen der elektrischen Anschlussklemmen der diskreten Vorrichtung an der strukturierten Kupferschicht des DCB-Substrats umfasst.
- Verfahren nach Anspruch 16 oder 17, ferner umfassend: Montieren des DCB-Substrats auf einem Metallträger; und Platzieren eines Gehäuses auf den Metallträger, wobei das Gehäuse das DCB-Substrat und die diskrete Vorrichtung aufnimmt.
- Verfahren nach einem der Ansprüche 16 bis 18, ferner umfassend das Herstellen der diskreten Vorrichtung vor der Montage der diskreten Vorrichtung auf dem DCB-Substrat.
- Verfahren nach Anspruch 19, wobei das Herstellen der diskreten Vorrichtung umfasst: Bereitstellen eines Leadframe; Montieren des Halbleiterchips auf dem Leadframe; und Bedecken des Halbleiterchips mit einem Einkapselungsmaterial.
- Verfahren nach einem der Ansprüche 16 bis 20, ferner umfassend das Bedecken der diskreten Vorrichtung mit einem Silikongel nach dem Montieren der diskreten Vorrichtung auf dem DCB-Substrat.
- Verfahren nach Anspruch 21, ferner umfassend das Abscheiden eines Epoxidharzes auf dem Silikongel.
- Verfahren nach einem der Ansprüche 16 bis 22, wobei der Halbleiterchip ein Leistungs-MOSFET, IGBT, JFET oder bipolarer Leistungstransistor ist.
- Verfahren nach einem der Ansprüche 16 bis 23, wobei die diskrete Vorrichtung eine oberflächenmontierbare Vorrichtung (SMD) ist.
- Verfahren, umfassend: Bereitstellen eines Metallträgers; Montieren eines Direktkupferbondungs-(DCB-)Substrats auf dem Metallträger; Montieren einer oberflächenmontierbaren Vorrichtung (SMD) auf dem DCB-Substrat; Befestigen eines ersten Abschnitts mindestens einer Metallklemme an dem DCB-Substrat; und Platzieren eines Gehäuses auf den Metallträger, wobei das Gehäuse das DCB-Substrat und die SMD aufnimmt und wobei ein zweiter Abschnitt der mindestens einen Metallklemme außerhalb des Gehäuses angeordnet ist.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/336,248 | 2011-12-23 | ||
US13/336,248 US9147637B2 (en) | 2011-12-23 | 2011-12-23 | Module including a discrete device mounted on a DCB substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
DE102012112769A1 true DE102012112769A1 (de) | 2013-06-27 |
Family
ID=48575768
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE102012112769A Pending DE102012112769A1 (de) | 2011-12-23 | 2012-12-20 | Modul mit einer diskreten Vorrichtung, die auf einem DCB-Substrat montiert ist |
Country Status (3)
Country | Link |
---|---|
US (1) | US9147637B2 (de) |
CN (1) | CN103178030B (de) |
DE (1) | DE102012112769A1 (de) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015135010A1 (de) * | 2014-03-10 | 2015-09-17 | Egston System Electronics Eggenburg Gmbh | Elektrische bauteilanordnung |
DE102014114933A1 (de) * | 2014-10-15 | 2016-04-21 | Infineon Technologies Austria Ag | Halbleiterbauelement |
US9979187B2 (en) | 2015-11-12 | 2018-05-22 | Infineon Technologies Austria Ag | Power device with overvoltage arrester |
DE102017120753A1 (de) * | 2017-09-08 | 2019-03-14 | Infineon Technologies Austria Ag | SMD-Package mit Oberseitenkühlung |
US10566260B2 (en) | 2017-09-08 | 2020-02-18 | Infineon Technologies Austria Ag | SMD package with top side cooling |
DE102017012366B3 (de) | 2017-09-08 | 2023-06-29 | Infineon Technologies Austria Ag | SMD-Package mit Oberseitenkühlung |
Families Citing this family (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2765601B1 (de) * | 2011-09-30 | 2020-05-06 | Fuji Electric Co., Ltd. | Halbleiterbauelement und verfahren zu seiner herstellung |
US8916968B2 (en) * | 2012-03-27 | 2014-12-23 | Infineon Technologies Ag | Multichip power semiconductor device |
US9087833B2 (en) * | 2012-11-30 | 2015-07-21 | Samsung Electronics Co., Ltd. | Power semiconductor devices |
US9704787B2 (en) * | 2014-10-16 | 2017-07-11 | Infineon Technologies Americas Corp. | Compact single-die power semiconductor package |
US9620475B2 (en) | 2013-12-09 | 2017-04-11 | Infineon Technologies Americas Corp | Array based fabrication of power semiconductor package with integrated heat spreader |
US9570379B2 (en) | 2013-12-09 | 2017-02-14 | Infineon Technologies Americas Corp. | Power semiconductor package with integrated heat spreader and partially etched conductive carrier |
US9653386B2 (en) * | 2014-10-16 | 2017-05-16 | Infineon Technologies Americas Corp. | Compact multi-die power semiconductor package |
US9305874B2 (en) | 2014-04-13 | 2016-04-05 | Infineon Technologies Ag | Baseplate for an electronic module and method of manufacturing the same |
SG10201401622RA (en) | 2014-04-17 | 2015-11-27 | Delta Electronics Int’L Singapore Pte Ltd | Package structure |
DE102015106151B4 (de) * | 2015-04-22 | 2019-07-11 | Infineon Technologies Ag | Leiterplatte mit eingebettetem Leistungshalbleiterchip |
JP6524809B2 (ja) * | 2015-06-10 | 2019-06-05 | 富士電機株式会社 | 半導体装置 |
DE102015216217A1 (de) * | 2015-08-25 | 2017-03-02 | Continental Teves Ag & Co. Ohg | Verfahren zum Ummanteln einer elektrischen Einheit und elektrisches Bauelement |
ITUB20153344A1 (it) * | 2015-09-02 | 2017-03-02 | St Microelectronics Srl | Modulo di potenza elettronico con migliorata dissipazione termica e relativo metodo di fabbricazione |
US20170084521A1 (en) | 2015-09-18 | 2017-03-23 | Industrial Technology Research Institute | Semiconductor package structure |
EP3276660B1 (de) * | 2016-07-27 | 2020-10-28 | Infineon Technologies AG | Doppelt verkapseltes leistungshalbleitermodul und verfahren zur herstellung davon |
JP6860334B2 (ja) * | 2016-12-06 | 2021-04-14 | 株式会社東芝 | 半導体装置 |
JP7158392B2 (ja) * | 2017-02-03 | 2022-10-21 | ヒタチ・エナジー・スウィツァーランド・アクチェンゲゼルシャフト | パワー半導体モジュール |
JP6806170B2 (ja) * | 2017-02-09 | 2021-01-06 | 三菱電機株式会社 | 半導体装置及び電力変換装置 |
EP3439028A1 (de) * | 2017-08-03 | 2019-02-06 | Siemens Aktiengesellschaft | Leistungsmodul mit mindestens einem leistungshalbleiter |
CN110959191B (zh) * | 2017-08-24 | 2023-10-20 | 新电元工业株式会社 | 半导体装置 |
US10319670B2 (en) * | 2017-10-20 | 2019-06-11 | Semiconductor Components Industries, Llc | Package including multiple semiconductor devices |
EP3499560B1 (de) * | 2017-12-15 | 2021-08-18 | Infineon Technologies AG | Halbleitermodul und verfahren zu dessen herstellung |
EP3511977B1 (de) * | 2018-01-16 | 2021-11-03 | Infineon Technologies AG | Halbleitermodul und verfahren zur herstellung desselben |
IT201800004782A1 (it) * | 2018-04-23 | 2019-10-23 | Dispositivo a semiconduttore di potenza con incapsulamento a montaggio superficiale a doppia isola | |
US11183460B2 (en) * | 2018-09-17 | 2021-11-23 | Texas Instruments Incorporated | Embedded die packaging with integrated ceramic substrate |
US11139268B2 (en) * | 2019-08-06 | 2021-10-05 | Advanced Semiconductor Engineering, Inc. | Semiconductor package structure and method of manufacturing the same |
CN112563155A (zh) | 2019-09-26 | 2021-03-26 | 伟创力有限公司 | 在模制电子装置中形成暴露腔的方法 |
US20210391244A1 (en) * | 2020-06-10 | 2021-12-16 | Intel Corporation | Thermally enhanced silicon back end layers for improved thermal performance |
CN112910285B (zh) * | 2021-01-05 | 2022-06-14 | 深圳市富鑫产业科技有限公司 | 一种逆变器电力系统及其制造方法 |
JP2022128921A (ja) * | 2021-02-24 | 2022-09-05 | 三菱電機株式会社 | 半導体装置及びその製造方法 |
TWI784778B (zh) * | 2021-11-01 | 2022-11-21 | 芯灃科技有限公司 | 二極體封裝結構及方法 |
US20230420329A1 (en) * | 2022-06-24 | 2023-12-28 | Wolfspeed, Inc. | Top side cooled semiconductor packages |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10301091B4 (de) | 2003-01-14 | 2015-01-22 | Infineon Technologies Ag | Leistungs-Halbleiterbauelement und Verfahren zur Verbindung von einem gemeinsamen Substratträger zugeordneten Halbleitereinrichtungen |
US7135761B2 (en) | 2004-09-16 | 2006-11-14 | Semiconductor Components Industries, L.Lc | Robust power semiconductor package |
JP2007235004A (ja) | 2006-03-03 | 2007-09-13 | Mitsubishi Electric Corp | 半導体装置 |
US7569920B2 (en) | 2006-05-10 | 2009-08-04 | Infineon Technologies Ag | Electronic component having at least one vertical semiconductor power transistor |
US7271470B1 (en) | 2006-05-31 | 2007-09-18 | Infineon Technologies Ag | Electronic component having at least two semiconductor power devices |
JP4760585B2 (ja) | 2006-07-18 | 2011-08-31 | 三菱電機株式会社 | 電力用半導体装置 |
US7880280B2 (en) | 2007-02-16 | 2011-02-01 | Infineon Technologies Ag | Electronic component and method for manufacturing an electronic component |
DE102007012154B4 (de) | 2007-03-12 | 2014-05-08 | Infineon Technologies Ag | Halbleitermodul mit Halbleiterchips und Verfahren zur Herstellung desselben |
US7851908B2 (en) | 2007-06-27 | 2010-12-14 | Infineon Technologies Ag | Semiconductor device |
US7851267B2 (en) | 2007-10-18 | 2010-12-14 | Infineon Technologies Ag | Power semiconductor module method |
US7800208B2 (en) | 2007-10-26 | 2010-09-21 | Infineon Technologies Ag | Device with a plurality of semiconductor chips |
US7800222B2 (en) * | 2007-11-29 | 2010-09-21 | Infineon Technologies Ag | Semiconductor module with switching components and driver electronics |
US20100068552A1 (en) * | 2008-03-31 | 2010-03-18 | Infineon Technologies Ag | Module including a stable solder joint |
JP5452003B2 (ja) * | 2008-09-23 | 2014-03-26 | 三菱電機株式会社 | 半導体チップの製造方法および半導体モジュールの製造方法 |
JP4634497B2 (ja) | 2008-11-25 | 2011-02-16 | 三菱電機株式会社 | 電力用半導体モジュール |
CN102201396A (zh) | 2011-05-31 | 2011-09-28 | 常州瑞华电力电子器件有限公司 | 一种大规格igbt模块及其封装方法 |
-
2011
- 2011-12-23 US US13/336,248 patent/US9147637B2/en active Active
-
2012
- 2012-12-20 DE DE102012112769A patent/DE102012112769A1/de active Pending
- 2012-12-24 CN CN201210568793.8A patent/CN103178030B/zh active Active
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015135010A1 (de) * | 2014-03-10 | 2015-09-17 | Egston System Electronics Eggenburg Gmbh | Elektrische bauteilanordnung |
DE102014114933A1 (de) * | 2014-10-15 | 2016-04-21 | Infineon Technologies Austria Ag | Halbleiterbauelement |
US9991183B2 (en) | 2014-10-15 | 2018-06-05 | Infineon Technologies Austria Ag | Semiconductor component having inner and outer semiconductor component housings |
DE102014114933B4 (de) | 2014-10-15 | 2021-08-12 | Infineon Technologies Austria Ag | Halbleiterbauelement |
US9979187B2 (en) | 2015-11-12 | 2018-05-22 | Infineon Technologies Austria Ag | Power device with overvoltage arrester |
DE102017120753A1 (de) * | 2017-09-08 | 2019-03-14 | Infineon Technologies Austria Ag | SMD-Package mit Oberseitenkühlung |
US10566260B2 (en) | 2017-09-08 | 2020-02-18 | Infineon Technologies Austria Ag | SMD package with top side cooling |
US10699978B2 (en) | 2017-09-08 | 2020-06-30 | Infineon Technologies Austria Ag | SMD package with top side cooling |
US10903133B2 (en) | 2017-09-08 | 2021-01-26 | Infineon Technologies Austria Ag | Method of producing an SMD package with top side cooling |
DE102017120753B4 (de) * | 2017-09-08 | 2021-04-29 | Infineon Technologies Austria Ag | SMD-Package mit Oberseitenkühlung |
DE102017012366B3 (de) | 2017-09-08 | 2023-06-29 | Infineon Technologies Austria Ag | SMD-Package mit Oberseitenkühlung |
Also Published As
Publication number | Publication date |
---|---|
US9147637B2 (en) | 2015-09-29 |
CN103178030A (zh) | 2013-06-26 |
US20130161801A1 (en) | 2013-06-27 |
CN103178030B (zh) | 2016-12-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE102012112769A1 (de) | Modul mit einer diskreten Vorrichtung, die auf einem DCB-Substrat montiert ist | |
DE102009042320B4 (de) | Halbleiter-Anordnung mit einem Leistungshalbleiterchip, Halbbrückenschaltung und Verfahren zur Herstellung einer Halbleiter-Anordnung | |
DE102008051965B4 (de) | Bauelement mit mehreren Halbleiterchips | |
DE102009025570B4 (de) | Elektronische Anordnung und Verfahren zu ihrer Herstellung | |
DE102012105929B4 (de) | Halbleiter-Bauelement mit einem Kontaktclip mit Vorsprüngen und Herstellung davon | |
DE102012106566B4 (de) | Halbleiterchip, Vorrichtung mit einem Leistungshalbleiterchip, Halbbrückenschaltung und Verfahren zum Herstellen der Vorrichtung | |
DE102009032995B4 (de) | Gestapelte Halbleiterchips | |
DE102012110494A1 (de) | Vorrichtung umfassend zwei Leistungshalbleiterchips und Herstellungsverfahren dafür | |
DE102009013818B4 (de) | Elektronische Vorrichtung und ihre Herstellung | |
DE102009006152B4 (de) | Verfahren zur Herstellung eines Elektronikbauelements | |
DE102013015942B4 (de) | Halbleiterbrückenschaltung und Verfahren zur Herstellung einer Halbleiterbrückenschaltung | |
DE102009009874B4 (de) | Elektronikbauelement mit einem Halbleiterchip und mehreren Zuleitungen | |
DE102008023127B4 (de) | Halbleiterbauelement und Verfahren zur Herstellung | |
DE102012111788A1 (de) | Vorrichtung mit zwei Leistungshalbleiterchips und Verfahren für ihre Herstellung | |
DE112007000994T5 (de) | Halbleiterplättchengehäuse einschließlich mehrerer Plättchen und einer gemeinsamen Verbindungsstruktur | |
DE102012100243B4 (de) | Anordnung mit drei Halbleiterchips und Herstellung einer solchen Anordnung | |
DE102010037439B4 (de) | Bauelement mit einem Halbleiterchip und einem Träger und Fabrikationsverfahren | |
DE102011113269A1 (de) | Halbleitermodul und Verfahren zu seiner Herstellung | |
AT504250A2 (de) | Halbleiterchip-packung und verfahren zur herstellung derselben | |
DE102007001455A1 (de) | Elektronisches Bauelement und Verfahren für dessen Montage | |
DE102014118080B4 (de) | Elektronisches Modul mit einem Wärmespreizer und Verfahren zur Herstellung davon | |
DE102014117953B4 (de) | Halbleiterbauelement und Halbleiterpackage mit mehreren Halbleiterchips und einem Laminat und Herstellungsverfahren dafür | |
DE102009016649A1 (de) | Halbleitervorrichtung und Verfahren mit einem ersten und zweiten Träger | |
DE102014102006A1 (de) | Halbleitermodule und Verfahren zu deren Bildung | |
DE102008029644A1 (de) | Halbleiterbauelement |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R012 | Request for examination validly filed | ||
R016 | Response to examination communication | ||
R016 | Response to examination communication | ||
R016 | Response to examination communication | ||
R016 | Response to examination communication |