CN1512554A - 把集成电路连接到基板上的方法及相应的电路布置 - Google Patents

把集成电路连接到基板上的方法及相应的电路布置 Download PDF

Info

Publication number
CN1512554A
CN1512554A CNA2003101243799A CN200310124379A CN1512554A CN 1512554 A CN1512554 A CN 1512554A CN A2003101243799 A CNA2003101243799 A CN A2003101243799A CN 200310124379 A CN200310124379 A CN 200310124379A CN 1512554 A CN1512554 A CN 1512554A
Authority
CN
China
Prior art keywords
encapsulation
substrate
integrated circuit
contact
contact district
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA2003101243799A
Other languages
English (en)
Other versions
CN1221021C (zh
Inventor
哈里・黑德勒
哈里·黑德勒
・艾尔西格勒
罗兰德·艾尔西格勒
坦・迈耶
索尔斯坦·迈耶
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Publication of CN1512554A publication Critical patent/CN1512554A/zh
Application granted granted Critical
Publication of CN1221021C publication Critical patent/CN1221021C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3431—Leadless components
    • H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0237—Disposition of the redistribution layers
    • H01L2224/02379—Fan-out arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4824—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112—Aligning
    • H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81194—Lateral distribution of the bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83102—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01057—Lanthanum [La]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01077—Iridium [Ir]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01093—Neptunium [Np]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3511—Warping
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0104—Properties and characteristics in general
    • H05K2201/0133—Elastomeric or compliant polymer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0302—Properties and characteristics in general
    • H05K2201/0314—Elastomeric connector or conductor, e.g. rubber with metallic filler
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09372—Pads and lands
    • H05K2201/094—Array of pads or lands differing from one another, e.g. in size, pitch or thickness; Using different connections on the pads
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/321—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

本发明提供一种把集成电路(5)连接到基板(100)的方法，包括：为集成电路提供一个具有连接面(AS)的封装(1a’；1b’；1c’)，在该连接面(AS)上提供有多个用于连接到基板(100)的连接区(150；150，150′)；在基板(100)上提供相应连接区(110)；在封装(1a’；1b’；1c’)的连接区(150；150，150′)上和/或基板(100)的连接区(110)上提供隆起的接触区(30；35)；隆起的接触区(30；35)包括第一组接触区(30)和第二组接触区(35)；以及通过隆起的接触区(30；35)创建一个从封装(1a’；1b’；1c’)到基板(100)的连接；以这样一种方式配置隆起的接触区(30；35)，使得第一组接触区(30)在封装(1a’；1b’；1c’)与基板(100)之间形成一个刚性连接，且第二组接触区(35)在封装(1a’；1b’；1c’)与基板(100)之间形成一个弹性连接。本发明同样提供一种相应的电路布置。

Description

把集成电路连接到基板上的方法及相应的电路布置
技术领域
本发明涉及一种把集成电路连接到基板上的方法以及相应的电路布置(arrangement)。
背景技术
虽然本发明在原理上可应用于任何期望的集成电路，但是针对硅技术中具有集成电路的芯片来说明本发明和本发明所基于的问题区域。
在温度变化的情况下，尤其是在大电路布置的情况下，已知的用于把集成电路连接到基板上的芯片尺寸封装(CSP)或晶片级封装(WLP)的解决方案存在可靠性的问题，在基板与封装的芯片之间的距离不断地减小的情况下尤其如此。在温度变化期间，封装的电路布置与基板的不同热膨胀系数引起了这两个部件的不同线性膨胀。
在芯片尺寸封装和晶片级封装的情况下，迄今为止实质上已公开了两种类型在芯片与基板之间的连接结构。
第一种用于把集成电路连接到基板上的通常解决方案是把具有刚性焊球或凸起的球栅格阵列用于机械连接，并且附加地使用一种填胶(underfill)以增加稳定性。在这种解决方案的情况下，芯片的热特性与基板的热特性的不匹配，尤其是热膨胀系数的不匹配，导致了较大的可靠性风险。在温度变化的情况下，焊球可能会被切开。这大大限制了可靠性，尤其是在大芯片的情况下。
为了防止这种不希望的缺陷，已开发了各种类型的插入层(interposerlayer)，该插入层用作具有低的热膨胀系数的芯片与具有高的热膨胀系数的基板之间的压力缓冲器。这种解决方案增大了结构的高度、连接的数量以及至少成本。
图4所示简图显示了一种插入层类型的电路配置的一部分，用于说明本发明所基于的问题区域。
在图4中，附图标记100表示一个电路基板，例如以一个模块板的形式出现的基板。附图标记1a以组合的方式表示一个集成电路的封装，在这种情况下该集成电路是芯片5。芯片5具有接触垫片6，位于芯片5中的电路的电连接线在该接触垫片6处被向外布线。插入层15借助于粘结层10被应用于芯片5的正面VS上，该插入层15在中心处有一个馈通(feedthrough)，引线7通过该馈通以一种用粘合剂8密封的方式被布线，引线7的一端连接到接触垫片6，其另一端连接到连接区140，连接区140被提供于封装1a的连接面AS上。连接区140连接到一个具有多个连接区50的重新布线(rewiring)上，连接区50被提供用于连接到电路基板100上的相应数量的连接区110。
这种机械连接和电连接是通过位于连接区110和150之间的焊球30来实现的，在电路基板110与插入层15之间引入以粘合剂的形式出现的填胶层50。
密封(encapsulation)20，例如由不透明的环氧树脂制成的，被提供于芯片5的背面上。图4中的虚线表示由于热不匹配产生的弯曲效应V，该弯曲效应V的作用是：在这种几何结构的情况下，尤其是边缘区域受到了高压力ST。该压力ST是在温度变化的情况下外围的焊球常常切开或裂开的最终原因。
图5所示的简图显示了一种芯片尺寸型的电路布置的一部分，用于说明本发明所基于的问题区域。
与根据图4的电路布置对比，在根据图5的电路布置中没有提供插入层。相反，介电层25位于芯片5的正面VS上，在芯片5的正面VS上介电层被提供经过重新布线连接到接触垫片6的连接区150。与根据图4的例子相似，提供了焊球30，用以在具有芯片5的封装1b与电路基板100之间提供机械和电连接。为了防止不希望的焊球流走，还在连接面AS上提供一个阻焊层120，该阻焊层120的作用是使焊球30被保持在规定的位置并且不会流走。同样在该例中，为了稳定，提供了一个以粘结层形式出现的未充满层50。
用于把集成电路连接到基板上的更进一步的解决方案是使用弹性隆起(elastic elevation)技术，在WO 00/79589 A1中公开了该方案。WO00/79589 A1公开了一种在一个表面上具有由绝缘材料制成的可变形的凸起部分的电子元件，一个电触点被布置在弹性的隆起上，并且一个传导路径被布置在该电触点与电子电路之间的弹性隆起的表面上或内部中。这种方案的优点是结构的高度较小，可靠性较高，以及成本较低。在这种连接中，众所周知的是把弹性接触元件焊接或粘结到基板上面。
该方案的一个缺点是：与使用焊球的情况相比，在使用弹性塑料接触元件的情况下集成电路的散热要差得多。还有一个缺点是机械稳固性较差。
发明内容
本发明的一个目的是提供一种简单而有成本效益的、用于把集成电路连接到基板上的方法以及相应的电路布置，该电路布置保持了几乎不受热不匹配的影响，另一方面还具有良好的散热特性。
根据本发明，通过根据权利要求1所述的把集成电路连接到基板上的方法和根据权利要求11所述的相应电路布置来实现该目标。
本发明基于的思想是以这样一种方式来配置隆起的接触区，使得第一组接触区在封装与基板之间形成一种刚性连接，而第二组接触区在封装与基板之间形成一种弹性连接。从而，依靠合适的布置，有可能一方面弹性地补偿热不匹配，而另一方面保持良好的散热以及固定的机械连接。在这种连接中，应该提到接触区不是必须具有电接触功能，而是可能至少在一定程度上只具有热/机械功能。
已发现，在本发明的构思下，不同的线性膨胀的影响越大，到电路布置的中性点(neutral point)的距离就越大。从一个到这样一个中性点的特定距离开始，在温度变化期间出现的压力不能再被封装缓和，并且最弱的元件一一般是焊球一被破坏了，这是因为焊接的弹性较小，而且在一个特定的剪切力之上焊接就将裂开。
中性点的特定位置取决于封装的集成电路和基板的几何结构。
在从属权利要求中可以发现对本发明各个主题的有利的开发和改进。
根据本发明的一个优选实施例，第一组接触区被布置在连接面上的一个点周围的近区内，且第二组接触区被布置在围绕该近区外面的远区内。
根据本发明的一个进一步的优选实施例，该点近似位于封装的一个预定方向上的范围的中心。
根据本发明的一个进一步的优选实施例，第一组接触区包括焊接元件，且第二组接触区包括塑料元件。
根据本发明的一个进一步的优选实施例，塑料元件包括导电性的聚合物和/或粘合剂和/或硅酮。
根据本发明的一个进一步的优选实施例，塑料元件在其要被连接的一面上具有可焊接的金属涂层。
根据本发明的一个进一步的优选实施例，塑料元件包括不导电的聚合物和/或粘合剂和/或硅酮，并且在其要被连接的一面有一个金属互连，所述互连被电连接到集成电路。
根据本发明的一个进一步的优选实施例，封装(package)在集成电路的正面上有一个插入层，封装的连接区被提供于所述插入层远离集成电路的那一面上。
根据本发明的一个进一步的优选实施例，封装在集成电路的正面上有一个绝缘层，封装的连接区被提供于所述绝缘层远离集成电路的那一面上。
根据本发明的一个进一步的优选实施例，至少在集成电路的背面上为封装提供密封。
附图说明
在以下的附图中图解说明本发明的示范实施例，并在以下的说明中对它们进行更详细地说明。
在附图中：
图1a、1b所示的简图显示了根据本发明第一实施例的电路布置的一部分；
图2所示的简图显示了根据本发明第二实施例的电路布置的一部分；
图3所示的简图显示了根据本发明第三实施例的电路布置的一部分；
图4所示的简图显示了一种插入层型的电路布置的一部分，用于说明本发明所基于的问题区域；以及
图5所示的简图显示了一种芯片尺寸型的电路布置的一部分，用于说明本发明所基于的问题区域。
在附图中，相同的附图标记表示相同的或功能上相同的组成部分。
具体实施方式
图1a、1b所示的简图显示了根据本发明第一实施例的电路布置的一部分。
在图1a中，附图标记1a表示一个改进的封装，其不同于图4中的例子的地方在于：在连接面AS上，只在位于一个相对于中性点NP的特定近区IR内的连接区150上提供焊球30。
所述中性点NP是对于x方向上的、不同元件的热不匹配在此具有最小影响的一个点。换句话说，在该点没有或只有非常小的压力。这些压力将随着到该中性点的距离的增大而增大。在近区IR内，所述的压力被限制为在预期的温度变化范围内不会导致破坏性的改变的幅度。因此，用于连接到电路基板(circuit substrate)100的接触区是位于此处的焊球30。
相反，在远区OR内的压力大得使焊球30不能承受这些压力。因此，在该实施例中，在远区OR内的相应连接区150处提供弹性的导电塑料元件35，该塑料元件35在其连接面即用于连接到电路基板100的面上有一个可焊接金属的金属化区38。
参照图1b，到电路基板100的连接在以下两个区域内受到影响：以通常的方式出现的焊球30的区域；以及塑料元件35的区域，该塑料元件35的区域借助了附加的、在本例中被应用于电路基板的相应连接区110的焊剂39。
最后所得的在具有芯片5的封装1a’与电路基板100之间的连接对由于热不匹配产生的压力ST的敏感度大大减小了。这是因为所述的弹性塑料元件35能够被压缩、膨胀和变形到一个大得多的程度。
虽然在该示范实施例中所有接触区30、35具有电气功能，但是这不是绝对必需的；作为例子，有可能提供附加的、只具有机械或热/机械功能的接触区30和35。
图2所示的简图显示了根据本发明第二实施例的电路布置的一部分。
根据图2的实施例对应于以上参照图5说明的已知电路布置。在此，接触元件也被保持为在中性点NP的近区IR内的焊球30的形式。相反，在位于远区OR中的连接区150′中提供由绝缘材料制成的弹性塑料元件。此处的连接区150′是不导电的，而是只用于机械连接。
为了产生一个到与芯片5的接触垫片6相连的重新布线的导电连接，互连150″已被布线到弹性塑料元件35的表面上。因此，如以上在第一实施例中所述的一样，具有芯片5的封装1b’能够被粘结或焊接到电路基板100上，并且有可能获得如第一实施例中的优点。
图3所示的简图显示了根据本发明第三实施例的电路布置的一部分。
根据图3的实施例与根据图2的实施例的不同之处只在于：重新布线区在芯片的侧边上被加长了，通常也被称为“扇出”。
虽然以上是根据优选的示范实施例说明了本发明，但是本发明并不是被限制为这些示范实施例，而是可以以多种方式被修改。
尤其是，本发明不仅可应用于芯片，还可应用于混合电路、晶片或其它集成电路。而且，本发明不受特定材料的限制。
附图标记对照表
100电路基板
20密封
110，150，140，150′连接区
7线
8粘合剂
AS连接面
VS正面
RS背面
5芯片
10粘结层
15插入层
30焊球
35塑料元件
6接触垫片
38金属化区
IR近区
OR远区
1a，1b，1a’，1b’，1c’包含芯片的封装
NP中性点
ST压力
V弯曲效应
39焊剂
150″互连
25介电层
120焊接阻层

Claims (20)

1.一种把集成电路(5)尤其是一个芯片或晶片或混合电路连接到基板(100)的方法，该方法包括以下步骤：
为集成电路提供一个具有连接面(AS)的封装(1a’；1b’；1c’)，在该连接面(AS)上提供有多个用于连接到基板(100)的连接区(150；150，150′)；
在基板(100)上提供相应多个连接区(110)；
在封装(1a’；1b’；1c’)的连接区(150；150，150′)上和/或基板(100)的连接区(110)上提供隆起的接触区(30；35)；
隆起的接触区(30；35)包括第一组接触区(30)和第二组接触区(35)；
通过隆起的接触区(30；35)创建一个从封装(1a’；1b’；1c’)到基板(100)的连接；
以这样一种方式配置隆起的接触区(30；35)，即，第一组接触区(30)在封装(1a’；1b’；1c’)与基板(100)之间形成一个刚性连接，且第二组接触区(35)在封装(1a’；1b’；1c’)与基板(100)之间形成一个弹性连接。
2.根据权利要求1所述的方法，其特征在于，第一组接触区(30)被布置在连接面(AS)上的一个点(NP)周围的近区(IR)内，且第二组接触区(35)被布置在围绕该近区(IR)外面的远区(OR)内。
3.根据权利要求2所述的方法，其特征在于，该点(NP)近似位于封装(1a’；1b’；1c’)的一个预定方向(x方向)上的范围的中心。
4.根据权利要求1、2或3所述的方法，其特征在于，第一组接触区(30)包括焊接元件，且第二组接触区(35)包括塑料元件。
5.根据权利要求4所述的方法，其特征在于，塑料元件包括导电性的聚合物和/或粘合剂和/或硅酮。
6.根据权利要求5所述的方法，其特征在于，塑料元件在其要被连接的一面上具有可焊接的金属涂层(38)。
7.根据权利要求4所述的方法，其特征在于，塑料元件包括不导电的聚合物和/或粘合剂和/或硅酮，并且在其要被连接的一面有一个金属互连(150″)，所述互连被电连接到集成电路(5)。
8.根据前述权利要求之一所述的方法，其特征在于，封装(1a’)在集成电路(5)的正面(VS)上有一个插入层(15)，封装(1a’)的连接区(150)被提供于所述插入层远离集成电路(5)的那一面上。
9.根据前述的权利要求1-7之一所述的方法，其特征在于，封装(1b’；1c’)在集成电路(5)的正面(VS)上有一个绝缘层(25)，封装(1b’；1c’)的连接区(150)被提供于所述绝缘层远离集成电路(5)的那一面上。
10.根据前述权利要求之一所述的方法，其特征在于，至少在集成电路(5)的背面(VS)上为封装(1b’；1c’)提供密封(20)。
11.一种电路布置，其具有一个从集成电路(5)尤其从是一个芯片或晶片或混合电路到基板(100)的连接，该电路布置包括：
一个具有连接面(AS)的集成电路封装(1a’；1b’；1c’)，在该连接面(AS)上提供有多个用于连接到基板(100)的连接区(150；150，150′)；
在基板(100)上的相应多个连接区(110)；以及
隆起的接触区(30；35)，该接触区(30；35)把封装(1a’；1b’；1c’)的连接区(150；150，150′)连接到基板(100)的连接区(110)；
该隆起的接触区(30；35)包括以这样一种方式被配置的第一组接触区(30)和第二组接触区(35)，即第一组接触区(30)在封装(1a’；1b’；1c’)与基板(100)之间形成一个刚性连接，且第二组接触区(35)在封装(1a’；1b’；1c’)与基板(100)之间形成一个弹性连接。
12.根据权利要求11所述的方法，其特征在于，第一组接触区(30)被布置在连接面(AS)上的一个点(NP)周围的近区(IR)内，且第二组接触区(35)被布置在围绕该近区(IR)外面的远区(OR)内。
13.根据权利要求12所述的方法，其特征在于，该点(NP)近似位于封装(1a’；1b’；1c’)的一个预定方向(x方向)上的范围的中心。
14.根据权利要求11、12或13所述的方法，其特征在于，第一组接触区(30)包括焊接元件，且第二组接触区(35)包括塑料元件。
15.根据权利要求14所述的方法，其特征在于，塑料元件包括导电的聚合物和/或粘合剂和/或硅酮。
16.根据权利要求15所述的方法，其特征在于，塑料元件在其要被连接的一面上具有可焊接的金属涂层(38)。
17.根据权利要求14所述的方法，其特征在于，塑料元件包括电绝缘的聚合物和/或粘合剂和/或硅酮，并且在其要被连接的一面有一个金属互连(150″)，所述互连被电连接到集成电路(5)。
18.根据前述权利要求11-17之一所述的方法，其特征在于，封装(1a’)在集成电路(5)的正面(VS)上有一个插入层(15)，封装(1a’)的连接区(150)被提供于所述插入层远离集成电路(5)的那一面上。
19.根据前述权利要求11-17之一所述的方法，其特征在于，封装(1b’；1c’)在集成电路(5)的正面(VS)上有一个绝缘层(25)，封装(1b’；1c’)的连接区(150)被提供于所述绝缘层远离集成电路(5)的那一面上。
20.根据前述权利要求11-19之一所述的方法，其特征在于，至少在集成电路(5)的背面(VS)上为封装(1b’；1c’)提供密封(20)。
CNB2003101243799A 2002-12-30 2003-12-30 把集成电路连接到基板上的方法及相应的电路布置 Expired - Fee Related CN1221021C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10261410A DE10261410B4 (de) 2002-12-30 2002-12-30 Verfahren zur Verbindung einer integrierten Schaltung mit einem Substrat und entsprechende Schaltungsanordnung
DE10261410.5 2002-12-30

Publications (2)

Publication Number Publication Date
CN1512554A true CN1512554A (zh) 2004-07-14
CN1221021C CN1221021C (zh) 2005-09-28

Family

ID=32519448

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2003101243799A Expired - Fee Related CN1221021C (zh) 2002-12-30 2003-12-30 把集成电路连接到基板上的方法及相应的电路布置

Country Status (4)

Country Link
US (1) US7022549B2 (zh)
CN (1) CN1221021C (zh)
DE (1) DE10261410B4 (zh)
SG (1) SG114648A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102104030A (zh) * 2009-12-04 2011-06-22 意法半导体（格勒诺布尔）公司 重构晶片的组装
CN101960590B (zh) * 2008-02-27 2013-03-27 霍尼韦尔国际公司 用于直接引线结合到可编程补偿集成电路管芯的压力感测管芯焊盘布局和方法

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102004050178B3 (de) * 2004-10-14 2006-05-04 Infineon Technologies Ag Flip-Chip-Bauelement
US7868446B2 (en) * 2007-09-06 2011-01-11 Infineon Technologies Ag Semiconductor device and methods of manufacturing semiconductor devices
US7910404B2 (en) * 2008-09-05 2011-03-22 Infineon Technologies Ag Method of manufacturing a stacked die module
US11373946B2 (en) * 2020-03-26 2022-06-28 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor package and manufacturing method thereof

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4748495A (en) * 1985-08-08 1988-05-31 Dypax Systems Corporation High density multi-chip interconnection and cooling package
US5400950A (en) * 1994-02-22 1995-03-28 Delco Electronics Corporation Method for controlling solder bump height for flip chip integrated circuit devices
US6848173B2 (en) * 1994-07-07 2005-02-01 Tessera, Inc. Microelectric packages having deformed bonded leads and methods therefor
US5706174A (en) * 1994-07-07 1998-01-06 Tessera, Inc. Compliant microelectrionic mounting device
JP2716012B2 (ja) * 1995-08-10 1998-02-18 日本電気株式会社 半導体パッケージ及びその実装方法
US5808874A (en) * 1996-05-02 1998-09-15 Tessera, Inc. Microelectronic connections with liquid conductive elements
JP3552422B2 (ja) * 1996-10-04 2004-08-11 株式会社デンソー ボールグリッドアレイ半導体装置及びその実装方法
US5796169A (en) * 1996-11-19 1998-08-18 International Business Machines Corporation Structurally reinforced ball grid array semiconductor package and systems
US6130116A (en) * 1996-12-13 2000-10-10 Tessera, Inc. Method of encapsulating a microelectronic assembly utilizing a barrier
US5947753A (en) * 1997-01-13 1999-09-07 Amphenol Corporation High density connector arrangement for a circuit board module
US5908333A (en) * 1997-07-21 1999-06-01 Rambus, Inc. Connector with integral transmission line bus
US5981310A (en) * 1998-01-22 1999-11-09 International Business Machines Corporation Multi-chip heat-sink cap assembly
US6717819B1 (en) * 1999-06-01 2004-04-06 Amerasia International Technology, Inc. Solderable flexible adhesive interposer as for an electronic package, and method for making same
WO2000079589A1 (de) * 1999-06-17 2000-12-28 Infineon Technologies Ag Elektronisches bauelement mit flexiblen kontaktierungsstellen und verfahren zum herstellen eines derartigen bauelements
US6492738B2 (en) * 1999-09-02 2002-12-10 Micron Technology, Inc. Apparatus and methods of testing and assembling bumped devices using an anisotropically conductive layer
US20020140081A1 (en) * 2000-12-07 2002-10-03 Young-Huang Chou Highly integrated multi-layer circuit module having ceramic substrates with embedded passive devices
US6342407B1 (en) * 2000-12-07 2002-01-29 International Business Machines Corporation Low stress hermetic seal
DE10126296B4 (de) * 2001-05-30 2008-04-17 Qimonda Ag Verfahren zur Herstellung eines elektronischen Bauelements
DE10138278C1 (de) * 2001-08-10 2003-04-03 Infineon Technologies Ag Elektronisches Bauteil mit aufeinander gestapelten elektronischen Bauelementen und Verfahren zur Herstellung derselben
TW519782B (en) * 2001-11-21 2003-02-01 Jou-Shiuan Tsai Electric connector with elastic connection pins and chip structure
DE10215654A1 (de) * 2002-04-09 2003-11-06 Infineon Technologies Ag Elektronisches Bauteil mit mindestens einem Halbleiterchip und Flip-Chip-Kontakten sowie Verfahren zu seiner Herstellung
US20050070049A1 (en) * 2003-09-29 2005-03-31 Cheng S. J. Method for fabricating wafer-level chip scale packages

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101960590B (zh) * 2008-02-27 2013-03-27 霍尼韦尔国际公司 用于直接引线结合到可编程补偿集成电路管芯的压力感测管芯焊盘布局和方法
CN102104030A (zh) * 2009-12-04 2011-06-22 意法半导体（格勒诺布尔）公司 重构晶片的组装

Also Published As

Publication number Publication date
DE10261410A1 (de) 2004-07-22
CN1221021C (zh) 2005-09-28
US7022549B2 (en) 2006-04-04
DE10261410B4 (de) 2008-09-04
US20040191958A1 (en) 2004-09-30
SG114648A1 (en) 2005-09-28

Similar Documents

Publication Publication Date Title
US11605609B2 (en) Ultra-thin embedded semiconductor device package and method of manufacturing thereof
US6339254B1 (en) Stacked flip-chip integrated circuit assemblage
US7361972B2 (en) Chip packaging structure for improving reliability
US6753616B2 (en) Flip chip semiconductor device in a molded chip scale package
CN1148804C (zh) 高集成度芯片上芯片封装
CN1091301C (zh) 半导体器件
KR100353170B1 (ko) 소형화된 칩 스케일 볼 그리드 어레이 반도체 패키지
KR20090062612A (ko) 멀티 칩 패키지
US6552267B2 (en) Microelectronic assembly with stiffening member
US20090194859A1 (en) Semiconductor package and methods of fabricating the same
KR950021447A (ko) 반도체 장치 및 그 제조방법
CN1604312A (zh) 倒装芯片安装电路板、其制造方法和集成电路装置
CN103258818B (zh) 用于细小间距pop结构的系统和方法
CN1695246A (zh) 半导体封装及层叠型半导体封装
CN102956594A (zh) 带有引线框连接的功率覆盖结构
US20090243079A1 (en) Semiconductor device package
CN1221021C (zh) 把集成电路连接到基板上的方法及相应的电路布置
CN103515258A (zh) 形成一致的刚性互连结构的系统和方法
US6403896B1 (en) Substrate having specific pad distribution
CN1210789C (zh) 具有散热结构的半导体封装元件
CN1229856C (zh) 将集成电路连接到基片上的方法及相应电路配置
CN1851912A (zh) 芯片封装体
US11798873B2 (en) Semiconductor assembly
KR100668858B1 (ko) 적층형 패키지 모듈 및 그 제조방법
JP5459134B2 (ja) 半導体パッケージ内蔵配線板、及び半導体パッケージ内蔵配線板の製造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C41 Transfer of patent application or patent right or utility model
C56 Change in the name or address of the patentee

Owner name: INFINEON TECHNOLOGIES AG

Free format text: FORMER NAME: INFINRONG SCIENCE AND TECHNOLOGY CO., LTD.

CP01 Change in the name or title of a patent holder

Address after: Munich, Germany

Patentee after: Infineon Technologies AG

Address before: Munich, Germany

Patentee before: INFINEON TECHNOLOGIES AG

TR01 Transfer of patent right

Effective date of registration: 20120914

Address after: Munich, Germany

Patentee after: QIMONDA AG

Address before: Munich, Germany

Patentee before: Infineon Technologies AG

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20151230

Address after: German Berg, Laura Ibiza

Patentee after: Infineon Technologies AG

Address before: Munich, Germany

Patentee before: QIMONDA AG

CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20050928

Termination date: 20171230

CF01 Termination of patent right due to non-payment of annual fee