CN1354908A - 采用先进的cmos处理的集成电路低耗散功率线路 - Google Patents
采用先进的cmos处理的集成电路低耗散功率线路 Download PDFInfo
- Publication number
- CN1354908A CN1354908A CN00806990A CN00806990A CN1354908A CN 1354908 A CN1354908 A CN 1354908A CN 00806990 A CN00806990 A CN 00806990A CN 00806990 A CN00806990 A CN 00806990A CN 1354908 A CN1354908 A CN 1354908A
- Authority
- CN
- China
- Prior art keywords
- circuit
- core
- voltage
- power cord
- core circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
- G11C11/418—Address circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Static Random-Access Memory (AREA)
- Logic Circuits (AREA)
- Dram (AREA)
- Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
Claims (20)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/302729 | 1999-04-30 | ||
US09/302,729 | 1999-04-30 | ||
US09/302,729 US6166985A (en) | 1999-04-30 | 1999-04-30 | Integrated circuit low leakage power circuitry for use with an advanced CMOS process |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1354908A true CN1354908A (zh) | 2002-06-19 |
CN100375388C CN100375388C (zh) | 2008-03-12 |
Family
ID=23168972
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB008069905A Expired - Lifetime CN100375388C (zh) | 1999-04-30 | 2000-04-20 | 采用先进的cmos处理的集成电路低耗散功率线路 |
Country Status (8)
Country | Link |
---|---|
US (1) | US6166985A (zh) |
JP (1) | JP4643025B2 (zh) |
KR (1) | KR100479150B1 (zh) |
CN (1) | CN100375388C (zh) |
AU (1) | AU4481000A (zh) |
DE (1) | DE10084545B4 (zh) |
GB (1) | GB2363685B (zh) |
WO (1) | WO2000067380A1 (zh) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103901932A (zh) * | 2012-12-27 | 2014-07-02 | 辉达公司 | 用于设备电力管理的供给电压控制 |
CN107093452A (zh) * | 2010-12-29 | 2017-08-25 | 三星电子株式会社 | 包括写辅助电路的sram和操作该sram的方法 |
CN108122576A (zh) * | 2016-11-30 | 2018-06-05 | 意法半导体股份有限公司 | 具有用于高速驱动字线的电路的相变存储器装置 |
CN109741778A (zh) * | 2018-12-29 | 2019-05-10 | 西安紫光国芯半导体有限公司 | 一种dram输出驱动电路及其减小漏电的方法 |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6405347B1 (en) * | 1999-06-30 | 2002-06-11 | Hewlett-Packard Company | Method and apparatus for determining the maximum permitted and minimum required width of a feedback FET on a precharge node |
US6772356B1 (en) | 2000-04-05 | 2004-08-03 | Advanced Micro Devices, Inc. | System for specifying core voltage for a microprocessor by selectively outputting one of a first, fixed and a second, variable voltage control settings from the microprocessor |
JP4353393B2 (ja) * | 2001-06-05 | 2009-10-28 | 株式会社ルネサステクノロジ | 半導体集積回路装置 |
JP5240792B2 (ja) * | 2001-06-05 | 2013-07-17 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP2005516454A (ja) * | 2002-01-23 | 2005-06-02 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 集積回路及び電池式電子装置 |
JP4388274B2 (ja) * | 2002-12-24 | 2009-12-24 | 株式会社ルネサステクノロジ | 半導体記憶装置 |
US20040128574A1 (en) * | 2002-12-31 | 2004-07-01 | Franco Ricci | Reducing integrated circuit power consumption |
US7027346B2 (en) * | 2003-01-06 | 2006-04-11 | Texas Instruments Incorporated | Bit line control for low power in standby |
US7055007B2 (en) * | 2003-04-10 | 2006-05-30 | Arm Limited | Data processor memory circuit |
EP3321769A1 (en) | 2003-05-07 | 2018-05-16 | Conversant Intellectual Property Management Inc. | Managing power on integrated circuits using power islands |
US7227404B2 (en) * | 2003-09-15 | 2007-06-05 | Texas Instruments Incorporated | Method for preventing regulated supply undershoot in state retained latches of a leakage controlled system using a low drop out regulator |
US7212462B1 (en) * | 2003-11-04 | 2007-05-01 | Xilinx, Inc. | Structure and method for suppressing sub-threshold leakage in integrated circuits |
JP2005157620A (ja) * | 2003-11-25 | 2005-06-16 | Matsushita Electric Ind Co Ltd | 半導体集積回路 |
US7126861B2 (en) * | 2003-12-30 | 2006-10-24 | Intel Corporation | Programmable control of leakage current |
US7177176B2 (en) * | 2004-06-30 | 2007-02-13 | Intel Corporation | Six-transistor (6T) static random access memory (SRAM) with dynamically variable p-channel metal oxide semiconductor (PMOS) strength |
KR100604876B1 (ko) * | 2004-07-02 | 2006-07-31 | 삼성전자주식회사 | 다양한 pvt 변화에 대해서도 안정적인 버츄얼 레일스킴을 적용한 sram 장치 |
US7164616B2 (en) * | 2004-12-20 | 2007-01-16 | Intel Corporation | Memory array leakage reduction circuit and method |
JP4660280B2 (ja) * | 2005-05-25 | 2011-03-30 | 株式会社東芝 | 半導体記憶装置 |
TW200707177A (en) * | 2005-08-08 | 2007-02-16 | Ind Tech Res Inst | Leakage current control circuit with a single low voltage power supply and method thereof |
US7271615B2 (en) * | 2005-08-16 | 2007-09-18 | Novelics, Llc | Integrated circuits with reduced leakage current |
US7852113B2 (en) * | 2005-08-16 | 2010-12-14 | Novelics, Llc. | Leakage control |
US7728621B2 (en) | 2005-08-16 | 2010-06-01 | Novelics, Llc | Block-by-block leakage control and interface |
JP4865503B2 (ja) * | 2006-07-14 | 2012-02-01 | 日本電信電話株式会社 | リーク電流低減回路 |
US7447101B2 (en) * | 2006-12-22 | 2008-11-04 | Fujitsu Limited | PG-gated data retention technique for reducing leakage in memory cells |
US7414878B1 (en) * | 2007-05-04 | 2008-08-19 | International Business Machines Corporation | Method for implementing domino SRAM leakage current reduction |
US20130107651A1 (en) | 2011-10-27 | 2013-05-02 | Cold Brick Semiconductor, Inc. | Semiconductor device with reduced leakage current and method for manufacture the same |
US8975934B2 (en) * | 2013-03-06 | 2015-03-10 | Qualcomm Incorporated | Low leakage retention register tray |
US9390787B2 (en) * | 2013-03-15 | 2016-07-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Biasing bulk of a transistor |
WO2014158200A1 (en) * | 2013-03-25 | 2014-10-02 | Cold Brick Semiconductor, Inc. | Semiconductor device with reduced leakage current and method for manufacture the same |
US10431269B2 (en) | 2015-02-04 | 2019-10-01 | Altera Corporation | Methods and apparatus for reducing power consumption in memory circuitry by controlling precharge duration |
US10879898B2 (en) | 2018-01-23 | 2020-12-29 | Samsung Electronics Co., Ltd. | Power gating circuit for holding data in logic block |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3112047B2 (ja) * | 1991-11-08 | 2000-11-27 | 株式会社日立製作所 | 半導体集積回路 |
KR100254134B1 (ko) * | 1991-11-08 | 2000-04-15 | 나시모토 류우조오 | 대기시 전류저감회로를 가진 반도체 집적회로 |
US5486774A (en) * | 1991-11-26 | 1996-01-23 | Nippon Telegraph And Telephone Corporation | CMOS logic circuits having low and high-threshold voltage transistors |
JP2631335B2 (ja) * | 1991-11-26 | 1997-07-16 | 日本電信電話株式会社 | 論理回路 |
JP3725911B2 (ja) * | 1994-06-02 | 2005-12-14 | 株式会社ルネサステクノロジ | 半導体装置 |
US6009034A (en) * | 1995-08-15 | 1999-12-28 | Micron Technology, Inc. | Memory device with distributed voltage regulation system |
JPH0973784A (ja) * | 1995-09-07 | 1997-03-18 | Nec Corp | 半導体装置及びその制御回路 |
KR100392687B1 (ko) * | 1995-10-31 | 2003-11-28 | 마츠시타 덴끼 산교 가부시키가이샤 | 반도체 기억장치 |
CN1163482A (zh) * | 1996-01-30 | 1997-10-29 | 株式会社日立制作所 | 带有降漏电流装置的半导体集成电路器件 |
KR100253647B1 (ko) * | 1997-02-22 | 2000-04-15 | 윤종용 | 전력감소회로 |
JPH10261946A (ja) * | 1997-03-19 | 1998-09-29 | Mitsubishi Electric Corp | 半導体集積回路 |
JPH11112297A (ja) * | 1997-10-06 | 1999-04-23 | Nec Corp | ラッチ回路及びこのラッチ回路を有する半導体集積回路 |
KR100269643B1 (ko) * | 1997-11-27 | 2000-10-16 | 김영환 | 전력소비 억제회로 |
DE19811353C1 (de) * | 1998-03-16 | 1999-07-22 | Siemens Ag | Schaltungsanordnung zur Reduzierung des Leckstromes |
-
1999
- 1999-04-30 US US09/302,729 patent/US6166985A/en not_active Expired - Lifetime
-
2000
- 2000-04-20 JP JP2000616125A patent/JP4643025B2/ja not_active Expired - Lifetime
- 2000-04-20 AU AU44810/00A patent/AU4481000A/en not_active Abandoned
- 2000-04-20 DE DE10084545T patent/DE10084545B4/de not_active Expired - Lifetime
- 2000-04-20 CN CNB008069905A patent/CN100375388C/zh not_active Expired - Lifetime
- 2000-04-20 GB GB0125644A patent/GB2363685B/en not_active Expired - Lifetime
- 2000-04-20 WO PCT/US2000/010820 patent/WO2000067380A1/en active Application Filing
- 2000-04-20 KR KR10-2001-7013833A patent/KR100479150B1/ko active IP Right Grant
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107093452A (zh) * | 2010-12-29 | 2017-08-25 | 三星电子株式会社 | 包括写辅助电路的sram和操作该sram的方法 |
CN107093452B (zh) * | 2010-12-29 | 2021-08-24 | 三星电子株式会社 | 包括写辅助电路的sram和操作该sram的方法 |
CN103901932A (zh) * | 2012-12-27 | 2014-07-02 | 辉达公司 | 用于设备电力管理的供给电压控制 |
CN108122576A (zh) * | 2016-11-30 | 2018-06-05 | 意法半导体股份有限公司 | 具有用于高速驱动字线的电路的相变存储器装置 |
CN109741778A (zh) * | 2018-12-29 | 2019-05-10 | 西安紫光国芯半导体有限公司 | 一种dram输出驱动电路及其减小漏电的方法 |
Also Published As
Publication number | Publication date |
---|---|
GB0125644D0 (en) | 2001-12-19 |
DE10084545B4 (de) | 2009-07-02 |
CN100375388C (zh) | 2008-03-12 |
GB2363685B (en) | 2004-06-02 |
US6166985A (en) | 2000-12-26 |
DE10084545T1 (de) | 2002-04-11 |
JP4643025B2 (ja) | 2011-03-02 |
AU4481000A (en) | 2000-11-17 |
GB2363685A (en) | 2002-01-02 |
KR20020042759A (ko) | 2002-06-07 |
KR100479150B1 (ko) | 2005-03-25 |
JP2002543731A (ja) | 2002-12-17 |
WO2000067380A1 (en) | 2000-11-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1354908A (zh) | 采用先进的cmos处理的集成电路低耗散功率线路 | |
CN1260816C (zh) | 具有非易失性数据存储电路的集成电路 | |
EP0739097B1 (en) | MOSFET circuit and CMOS logic circuit using the same | |
US8218376B2 (en) | Reduced power consumption in retain-till-accessed static memories | |
US7271615B2 (en) | Integrated circuits with reduced leakage current | |
US5898235A (en) | Integrated circuit with power dissipation control | |
US20080231323A1 (en) | Integrated circuit chip with improved array stability | |
EP1040485A1 (en) | Static memory cell with load circuit using a tunnel diode | |
CN101183866B (zh) | 用于动态逻辑电路的混合保持器电路 | |
Rajani et al. | Novel sleep transistor techniques for low leakage power peripheral circuits | |
US6611451B1 (en) | Memory array and wordline driver supply voltage differential in standby | |
US7092309B2 (en) | Standby mode SRAM design for power reduction | |
US7795906B2 (en) | Leakage power management with NDR isolation devices | |
CN113284526B (zh) | 电子器件及其操作方法 | |
Bikki et al. | Analysis of low power SRAM design with leakage control techniques | |
US7345524B2 (en) | Integrated circuit with low power consumption and high operation speed | |
JPH08273361A (ja) | 多値スタティックランダムアクセスメモリセル回路 | |
JP4512214B2 (ja) | Cmos半導体装置 | |
Date et al. | 1-V, 30-MHz memory-macrocell-circuit technology with a 0.5-/spl mu/m multi-threshold CMOS | |
CN1755835B (zh) | 具有改进的阵列稳定性的集成电路芯片 | |
US10847189B1 (en) | Voltage regulator for generation of a voltage for a RAM cell | |
AU2021106624A4 (en) | Novel Design Approach for Performance Improvement of Low Power Static Random Access Memory | |
US7242630B2 (en) | Memory device with reduced leakage current | |
Ray et al. | Low Power High Stability SRAM Cell with Combined Effect of Sleep-Stack and Diode Gated Technique | |
US20100165756A1 (en) | Methods and systems to improve write response times of memory cells |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: SONY CORP. AMERICA Free format text: FORMER OWNER: INTEL CORP . Effective date: 20150303 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20150303 Address after: American New York Patentee after: Sony Corp America Address before: American California Patentee before: Intel Corporation Effective date of registration: 20150303 Address after: American New York Patentee after: Sony Corp America Address before: American California Patentee before: Intel Corporation |
|
CX01 | Expiry of patent term |
Granted publication date: 20080312 |
|
CX01 | Expiry of patent term |