CN1274034C - GaP系半导体发光组件 - Google Patents

GaP系半导体发光组件 Download PDF

Info

Publication number
CN1274034C
CN1274034C CNB021319707A CN02131970A CN1274034C CN 1274034 C CN1274034 C CN 1274034C CN B021319707 A CNB021319707 A CN B021319707A CN 02131970 A CN02131970 A CN 02131970A CN 1274034 C CN1274034 C CN 1274034C
Authority
CN
China
Prior art keywords
type surface
semiconductor substrate
gap
type
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB021319707A
Other languages
English (en)
Other versions
CN1407636A (zh
Inventor
鈴木金吾
池田均
金子康继
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shin Etsu Handotai Co Ltd
Original Assignee
Shin Etsu Handotai Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shin Etsu Handotai Co Ltd filed Critical Shin Etsu Handotai Co Ltd
Publication of CN1407636A publication Critical patent/CN1407636A/zh
Application granted granted Critical
Publication of CN1274034C publication Critical patent/CN1274034C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/26Materials of the light emitting region
    • H01L33/30Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/20Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
    • H01L33/22Roughened surfaces, e.g. at the interface between epitaxial layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/32257Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic the layer connector connecting to a bonding area disposed in a recess of the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Led Devices (AREA)
  • Led Device Packages (AREA)

Abstract

在GaP系半导体衬底70中,以p型层侧的主表面作为第一主表面10,以其相反侧的主表面作为第二主表面12。在第二主表面,借由研磨后用王水蚀刻来集中形成向半导体衬底70内侧突出的镜面状凹曲面51,以提高光全反射;另一方面,在半导体衬底70上除第一接触层62和第二主表面11的形成区域以外的区域中,借由实施异向性蚀刻来集中形成向外侧突出的凸曲面53,以降低光全反射。形成于第二主表面11上的第二接触层64(第二电极63)是用Au、Si及Ni所组成的合金形成,而形成于第一主表面10上的第一接触层62是用Au和Be或Zn的合金形成。借此,可提供出就算在间接跃迁型的发光形态也能充分的提高亮度的GaP系半导体发光组件。

Description

GaP系半导体发光组件
技术领域
本发明是关于GaP系半导体发光组件。
背景技术
GaP系半导体发光组件,是由GaP半导体、或以GaP半导体作为母物质再经GaAs、InP、AlP等进行组成取代而成的混晶系半导体所构成,可在从红色跨到绿色的较广范围的可见波长带发光。由于GaP半导体属间接跃迁型,在成为间接跃迁型的上述GaP系半导体发光组件中,是借由掺杂构成发光中心的氮等来谋求发光效率的提升。
然而,例如上述施加氮掺杂的GaP半导体,会显示黄绿色的发光,而未施加掺杂者,则显示绿色发光,亦即,为提升发光效率而实施氮掺杂的情形,会产生发光波长改变的问题。若过度的掺杂氮,会产生无助于发光中心的氮抑制发光效率的不佳情形。
于是,不仅单针对上述般提高发光效率的观点,也必须提升外部取出效率。为谋求外部取出效率提升的发光组件的形状,已有许多的揭示。如图8所示意显示者,以n型层21和p型层22来形成p-n结,并设置阳极24、阴极25而从p型层22侧进行光取出的发光组件,借由对侧面进行台面蚀刻来构成倾斜部23,以降低发出的光的全反射而谋求外部取出效率的提升。进一步有人提案出(日本专利第2907170号公报),对该发光组件的主表面和倾斜部实施粗糙面加工(用来降低发出的光的全反射),并对光取出侧的相反侧的主表面实施粗糙面加工(用来提高全反射),图8B是示意地显示对图8A赋予这种粗糙面加工的情形。
然而,就算是将图8B所示的发光组件形状赋予上述间接跃迁型的GaP系半导体发光组件,但发光效率仍不足,而在未掺杂构成发光中心的氮时则亮度更低。
发明内容
本发明是考虑上述问题点而完成者。亦即,本发明的目的是提供一可提高亮度的GaP系半导体发光组件。
用来解决上述课题的本发明的GaP系半导体发光组件,其特征在于:具备:
具有p-n结的GaP系半导体衬底,以及用来对该半导体衬底施加发光驱动电压的电极;
第一主表面和第二主表面,以半导体衬底的p型层侧的主表面作为第一主表面,以其相反侧的主表面作为第二主表面,在半导体衬底的第一主表面及侧面上,集中形成向外侧凸出的凸曲面以构成粗糙面,且在该第二主表面上,集中形成向半导体衬底的内侧凸出的镜面状凹曲面以构成镜面。
上述GaP系半导体衬底中,由于从p型层侧进行光取出,n型层侧的主表面(第二主表面)是为了提升光的全反射而作成镜面状,另一方面,在第一主表面及侧面上,为了降低光的全反射,则实施粗糙面化处理而集中形成向外侧凸出的凸曲面所构成的粗糙面。具有这种构成的本发明的GaP系半导体发光组件,由于能提升发出的光的取出效率,故能谋求比以往更高的亮度提升。
第二主表面的镜面化,是借由用王水蚀刻第二主表面来进行。如此般用王水来蚀刻,在第二主表面上,可集中形成向半导体衬底的内侧凸出的镜面状凹曲面所构成的镜面。其结果,能使第二主表面的光全反射效果有效的发挥。将第二主表面借由研磨平滑化,再用王水来蚀刻的情形,可更简便的将第二主表面作成由集中形成的镜面状凹曲面所构成的镜面。
借由将第二主表面作成由集中形成的镜面状凹曲面所构成的镜面,相较于以往的平滑的镜面,可提升第二主表面的光的全反射率。本发明的特征在于,凹曲面的粒径为5μm~150μm,且其朝内侧的深度为0.5μm~15μm。若凹曲面的粒径未达5μm、或其朝内侧的深度未达0.5μm,将无法充分的形成凹曲面形状,其结果,第二主表面的光全反射的提升效果无法发挥。另一方面,若粒径大于150μm,和导电糊间的固接面积变得不够大。同样地,若凹曲面的朝内面的深度大于15μm,镜面化会受到抑制,而使光反射的提升受到抑制。
考虑到上述内容,借由将凹曲面的粒径调整成5μm~150μm、且将其朝内侧的深度调整成0.5μm~15μm,即可使凹曲面发挥光反射提升的作用,且发挥其作为和导电糊的固接面的作用。借由使用王水,即可简便地在第二主表面上形成如此般集中形成镜面状的凹曲面所构成的镜面。
另一方面,在构成光取出面的第一主表面及侧面上,由于必须降低光全反射,是集中形成向外侧凸的凸曲面。如此般,借由集中形成凸曲面,包含在集中形成有凹曲面的第二主表面上所反射的光,可降低第一主表面及侧面的光全反射,而提升取出效率,而使亮度提高。
构成GaP系半导体发光组件的GaP系半导体衬底,可将以磊晶成长法配向而成的结晶进行积层来形成。为集中形成上述凸曲面,可依积层后的结晶的面方向而利用蚀刻速度不同的异向性蚀刻,结果可简便地形成均一形状的多个凸曲面。
借由使用上述异向性蚀刻,可调整凸曲面的径,而使集中形成的凸曲面所构成的粗糙面微透镜化。结果,借由将粗糙面微透镜化,可更加减低产生光全反射的可能。
其次,本发明的GaP系半导体发光组件中的GaP系半导体衬底较佳为,以用电导糊覆盖第二主表面整个表面的方式来固接于电极支撑体。本发明的GaP系半导体发光组件中,由于从p型层侧进行光取出,故n型层侧的主表面、即第二主表面是透过导电糊固接于电极支撑体。如上述般,在第二主表面上集中形成向半导体衬底内面凸出的镜面状的凹曲面,故其和导电糊的固接面积大,而能提升半导体衬底对电极支撑体的固接性。其结果,例如因来自横方向的附加力而使半导体衬底对电极支撑体产生倾斜、剥离等的不佳情形可加以抑制。
上述GaP系半导体衬底的第一主表面及第二主表面上,配置有用来施加发光驱动电压的电极,该电极中,位于半导体衬底接触侧的接触层,必须由和半导体衬底的欧姆接触性良好的材料构成,通常是由Au合金构成。图6A、图6B是示意地显示第一主表面及第二主表面上电极的形成形态。图6A是显示在p型层侧的第一主表面10所形成的电极(第一电极60)的形态,是由接触层(第一接触层62)和接合垫层61所构成。构成第一接触层62的材料,可采用p型的欧姆接触性良好的Au(金)和Be(铍)所组成的合金、或Au和Zn(锌)的合金。结果,可形成p型欧姆接触性良好的第一接触层62。接合垫层61,考虑其和第一接触层的接触性,可由Au所构成。在如此般所形成的第一电极60的表面,进行通电用Au线的打线,而主要从第一电极60的形成区域以外进行光取出。
接着,图6B是显示形成于n型层侧的第二主表面11的电极(第二电极63)的形态。第二主表面11,由于如上述般透过导电糊来固接于电极支撑体,第二电极63并不具备第一电极60的接合垫层61,其本身就具备接触层(第二接触层64)的作用。构成该第二接触层64的材料,除了n型欧姆接触性优异外,也必须要求对发出的光的吸收率低。本发明人等经各种实验检讨的结果得知,借由以Au(金)、Si(硅)及Ni(镍)所组成的合金来形成第二接触层64,可使n型欧姆接触性良好,且充分抑制第二接触层64对发出的光的吸收。如此般,借由用Au、Si、及Ni所组成的合金来形成第二接触层64,可进一步提高所取出的发光亮度。
借由用上述材料来形成第一及第二主表面上的电极接触层,可一步提高发光亮度。
目前为止是说明本发明的GaP系半导体发光组件中,可提高发光亮度的GaP系半导体衬底的形状及电极接触层的构成材料。借由将这些本发明的构成要素应用于特别是GaP半导体发光组件中,即可将以往并无法获得充分亮度的GaP半导体发光组件的亮度加以提升。
于是,在本发明的GaP系半导体发光组件中,形成于第一主表面上的电极的接触层,是由Au和Be或Zn的合金所形成,另一方面,形成于第二主表面上的电极的接触层,是由Au、Si及Ni所组成的合金所形成,以用导电糊覆盖第二主表面整个表面的方式,将GaP半导体衬底固接于电极支撑体。
如上述般,借由将第二主表面研磨后用王水蚀刻,可简便地将第二主表面作成由集中形成的镜面状的凹曲面所构成的镜面。
本说明书中,上述GaP半导体衬底,概念上是包含具有或不具有氮掺杂所形成的发光中心者。
附图说明
图1是本发明的一实施形态的多层积层体的概略截面图。
图2A是显示本发明的GaP系半导体发光组件的一实施形态的形成过程的概略截面图。
图2B是接续于图2A,而显示本发明的GaP系半导体发光组件的一实施形态的形成过程的概略截面图。
图3A是接续于图2B,而显示本发明的GaP系半导体发光组件的一实施形态的形成过程的概略截面图。
图3B是显示本发明的GaP系半导体发光组件的一实施形态的概略截面图。
图4A是本发明的实施例的SEM测定结果,是显示对第二主表面从垂直方向观察的结果。
图4B是本发明的实施例的SEM测定结果,是显示对第二主表面从大致水平方向观察的结果。
图5是本发明的实施例的SEM测定结果,是显示对第一主表面及侧面,从侧面的大致水平方向观察的结果。
图6A及图6B是说明本发明的电极形成形态的示意图。
图7A是说明本发明的实施例的固接力测定的示意图。
图7B是说明本发明的比较例的固接力测定的示意图。
图8A及图8B是说明经粗糙面加工的半导体衬底的粗糙面形状的习知例的示意图。
符号说明
1…n型单结晶基板
2…n型缓冲层
3、21…n型层
4、22…p型层
5…p型接触层
7…电极支撑体
10…第一主表面
11…第二主表面
23…倾斜部
24…阳极
25…阴极
51…凹曲面
53…凸曲面
60…第一电极
61…接合垫层
62…第一接触层
63…第二电极
64…第二接触层
65…封装材料
70…半导体衬底
80…接合线
81…导电糊
82…银糊
100…GaP系半导体发光组件
具体实施方式
以下,针对本发明的GaP系半导体发光组件的一实施形态,参照包含其形成过程的图式来作说明。
如图1所示般,在GaP系半导体所构成的n型单结晶基板1上,依序以液相磊晶成长法来进行均为GaP系半导体所构成的n型缓冲层2、n型层3、p型层4及p型接触层5的积层。
n型层3及p型层4,也可以采掺杂具有发光中心作用的氮的形态。
接着,将被研磨成平滑化的第二主表面11,用盐酸∶硝酸的容量比例如为1∶1或3∶3的王水蚀刻。接着如图6A及图6B所示般,分别在第一主表面10及第二主表面11上蒸镀形成第一接触层62及第二接触层64,然后借切割来分割,即可如图2A所示获得仅第二主表面集中形成有镜面状的凹曲面所构成的半导体衬底70。然后,借由使用盐酸的异向性蚀刻,在半导体衬底70的第一接触层62形成区域及第二主表面11以外集中形成凸曲面53,之后,借由在第一接触层62上蒸镀形成接合垫层61,即形成图2B所示的本发明的GaP系半导体发光组件的一实施形态。在此,第二接触层64是由Au、Si及Ni的合金所构成,第一接触层62是由Au和Be或Zn的合金所构成,接合垫层61是由Au构成。
借由采用图2B所示的形状及电极材料,如上所述,可提高发光亮度。亦即,由集中形成的凸曲面所构成的粗糙面,是具备降低发出的光的全反射的作用,另一方面,由集中形成的凹曲面所构成的镜面(第二主表面),是具备提高发出的光的全反射的作用。借由将第二接触层作成Au和Si或Ni所组成的Au合金层,相较于以往的Au、Ge及Ni的合金、或Au、Sn及Te的合金等所构成的Au合金层,可减低其对发出的光的吸收量。
接着,如图3A所示般,以用导电糊81覆盖于第二主表面11整个表面的方式将图2B所示者固接于电极支撑体7,并在第一电极60表面上形成通电用的Au制接合线80。之后,用环氧树脂等的封装材料65实施模制成形来制得GaP系半导体发光组件100(图3B)。导电糊81,可使用对发出的光的反射率大的银糊等来形成。
第二主表面11,由于是由集中形成的凹曲面所构成的镜面,如图3A所示般,透过导电糊81来将GaP系半导体衬底70固接于电极支撑体7时,可将其和导电糊81间的固接面积取得较大。因此,因来自GaP系半导体衬底70横方向的力所产生者,包含半导体衬底70的倾斜、往横方向的滑移、或导电81的剥离等可加以抑制。
实施例
以下,说明为确认本发明的效果所进行的实验结果。
(实施例1)
依据上述形成过程,进行GaP系半导体所构成的半导体衬底的形成。为了评价所形成的半导体衬底的粗糙面及镜面形状,是使用扫描型电子显微镜(SEM)进行表面观察。其结果显示于图4A、图4B及图5。
图4A、图4B是显示第二主表面的表面观察结果。图4A是对第二主表面从垂直方向观察的结果,图4B是对第二主表面从大致水平方向观察的结果。根据这些测定结果可知,是集中形成镜面状的凹曲面51。图4A的视野尺寸为270×270μm2,凹曲面51的粒径在10~100μm的范围。另一方面,图4B的视野尺寸为100×150μm2,凹曲面51的深度在1~5μm的范围。这些凹曲面51的粒径及深度形状的结果,是显示用王水蚀刻第二主表面即可简便地集中形成镜面状凹曲面。图4A中观察到的明暗区域,是由于蒸镀电极形成用的Au的缘故。
接着,图5是显示除电极形成区域外,对实施粗糙面化处理的第一主表面及侧面,从侧面的大致水平方向进行表面观察的结果。从图5可知,借由使用盐酸的异向性蚀刻,可在第一主表面及侧面上集中形成向外侧凸的凸曲面53。图5的视野尺寸为25×37μm2,凸曲面部53的粒径在5μm以下、发光波长以上的范围,其粒径比凹曲面51为小。
(实施例2)
以和实施例1同样的条件来形成半导体衬底,并依据上述形成过程来进行GaP半导体发光组件的形成。
(比较例1)
在实施别2中,除未用王水蚀刻第二主表面外,是以和实施例2同样的条件来形成GaP半导体发光组件。
对实施例2及比较例1的GaP半导体发光组件进行亮度测定。其结果,实施例2的发光组件的亮度比起比较例1是高20%。
依据上述结果是确认出,借由实施王水蚀刻,由集中形成的凸曲面所形成的镜面所构成的第二主表面,是显示高亮度。如包含这种第二主表面形状的本发明所示般,借由对除第二主表面外的半导体衬底表面的大致整个表面实施粗糙面化处理,且将形成于第二主表面的接触层用Au、Si及Ni的合金(可减低对发出的光的吸收量)来形成,就算是间接跃迁型的GaP半导体所构成的GaP半导体发光组件,也能提高发光效率,进而谋求亮度的提升。
(实施例3)
以和实施例1同样的条件来形成半导体衬底,之后透过银糊来将半导体衬底固接于电极支撑体。
(比较例2)
在实施别3中,除未用王水蚀刻第二主表面外,是以同样的条件来形成半导体衬底,之后透过银糊来将半导体衬底固接于电极支撑体。
对实施例3及比较例2所得者,如图7A及图7B的示意图所示般,从侧面方向施加力F,以半导体衬底70从银糊82剥离时的施加作为固接力而进行固接测定。对实施例3及比较例2所得者进行30次固接测定,测定结果显示于表1。
〔表1〕
  比较例2   实施例3
  平均值   111.4gmf   161.8gmf
  最大值   199.0gmf   242.0gmf
  最小值   69.0gmf   89.5gmf
从表1可知,相较于比较例2,实施例3所得者不管是固接力的最小值、最大值或平均值均来得大。根据该结果可确认出,借由在第二主表面用王水蚀刻来集中形成镜面状的凹曲面,可将其和银糊的固接面积取大,而提升半导体衬底对电极支撑体的固接力。
本发明不限于上述实施例,可适用于GaP系半导体衬底所构成的GaP系半导体发光组件。图1的多层积层体是采单异质型的发光构造,也能采用为提升内部发光效率而具有活性层的双异质构造,基于提高外部发光效率的观点,将形成于第一主表面的电极作成ITO等的透明电极,可进一步加大光取出区域。

Claims (6)

1、一种GaP系半导体发光组件,其特征在于:具备:
具有p-n结的GaP系半导体衬底,以及用来对该半导体衬底施加发光驱动电压的电极;
第一主表面和第二主表面,其中,以半导体衬底的p型层侧的主表面作为第一主表面,以其相反侧的主表面作为第二主表面,在半导体衬底的第一主表面及侧面上,集中形成有向外侧凸出的凸曲面以构成粗糙面,且在该第二主表面上,集中形成向半导体衬底的内侧凸出的镜面状凹曲面以构成镜面。
2、如权利要求1所述的GaP系半导体发光组件,其特征在于,该凹曲面,其粒径为5μm~150μm,且其朝内侧的深度为0.5μm~15μm 。
3、如权利要求1所述的GaP系半导体发光组件,其特征在于,该半导体衬底,是以用导电糊覆盖第二主表面整个表面的方式固接于电极支撑体。
4、如权利要求1所述的GaP系半导体发光组件,其特征在于,该第二主表面上所形成的电极的接触层,是由Au、Si及Ni所组成的合金所形成。
5、如权利要求1所述的GaP系半导体发光组件,其特征在于,该第一主表面上所形成的电极的接触层,是由Au和Be或Zn的合金所形成。
6、如权利要求1所述的GaP系半导体发光组件,其特征在于:
形成于第一主表面上的电极的接触层,是由Au和Be或Zn的合金所形成,形成于第二主表面上的电极的接触层,是由Au、Si及Ni所组成的合金所形成的,以用导电糊覆盖第二主表面整个表面的方式,将GaP半导体衬底固接于电极支撑体。
CNB021319707A 2001-08-31 2002-08-30 GaP系半导体发光组件 Expired - Fee Related CN1274034C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2001263843A JP2003078162A (ja) 2001-08-31 2001-08-31 GaP系半導体発光素子
JP2001263843 2001-08-31

Publications (2)

Publication Number Publication Date
CN1407636A CN1407636A (zh) 2003-04-02
CN1274034C true CN1274034C (zh) 2006-09-06

Family

ID=19090537

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB021319707A Expired - Fee Related CN1274034C (zh) 2001-08-31 2002-08-30 GaP系半导体发光组件

Country Status (4)

Country Link
US (1) US6700139B2 (zh)
JP (1) JP2003078162A (zh)
CN (1) CN1274034C (zh)
TW (1) TW556362B (zh)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20030052060A (ko) * 2001-12-20 2003-06-26 엘지전자 주식회사 발광 소자 및 그의 제조방법
JP3737494B2 (ja) 2003-06-10 2006-01-18 株式会社東芝 半導体発光素子及びその製造方法並びに半導体発光装置
US6921924B2 (en) * 2003-06-18 2005-07-26 United Epitaxy Company, Ltd Semiconductor light-emitting device
US7772605B2 (en) * 2004-03-19 2010-08-10 Showa Denko K.K. Compound semiconductor light-emitting device
KR100568297B1 (ko) 2004-03-30 2006-04-05 삼성전기주식회사 질화물 반도체 발광 소자 및 그 제조 방법
JP4154731B2 (ja) * 2004-04-27 2008-09-24 信越半導体株式会社 発光素子の製造方法及び発光素子
JP4092658B2 (ja) * 2004-04-27 2008-05-28 信越半導体株式会社 発光素子の製造方法
JP2005327979A (ja) 2004-05-17 2005-11-24 Toshiba Corp 半導体発光素子および半導体発光装置
US7557380B2 (en) * 2004-07-27 2009-07-07 Cree, Inc. Light emitting devices having a reflective bond pad and methods of fabricating light emitting devices having reflective bond pads
KR100638819B1 (ko) * 2005-05-19 2006-10-27 삼성전기주식회사 광추출효율이 개선된 수직구조 질화물 반도체 발광소자
KR101154744B1 (ko) * 2005-08-01 2012-06-08 엘지이노텍 주식회사 질화물 발광 소자 및 그 제조 방법
US8928022B2 (en) 2006-10-17 2015-01-06 Epistar Corporation Light-emitting device
US8405106B2 (en) 2006-10-17 2013-03-26 Epistar Corporation Light-emitting device
TW200717843A (en) * 2005-10-19 2007-05-01 Epistar Corp Light-emitting element with high-light-extracting-efficiency
US9530940B2 (en) 2005-10-19 2016-12-27 Epistar Corporation Light-emitting device with high light extraction
KR100732191B1 (ko) 2006-04-21 2007-06-27 한국과학기술원 다층 반사기 구조의 고효율 발광다이오드 및 그의 제조방법
JP5282503B2 (ja) * 2008-09-19 2013-09-04 日亜化学工業株式会社 半導体発光素子
US8878210B2 (en) * 2009-07-01 2014-11-04 Epistar Corporation Light-emitting device
US9012948B2 (en) * 2010-10-04 2015-04-21 Epistar Corporation Light-emitting element having a plurality of contact parts
US8916883B2 (en) * 2010-12-20 2014-12-23 Lg Innotek Co., Ltd. Light emitting device and method for fabricating the same
CN102544269A (zh) * 2012-03-05 2012-07-04 映瑞光电科技(上海)有限公司 侧壁具有微柱透镜阵列图案的led芯片的制造方法
TWI524553B (zh) * 2012-12-06 2016-03-01 新世紀光電股份有限公司 發光元件
EP3321982B1 (en) * 2013-03-28 2022-10-26 Nichia Corporation Light-emitting device, production method therefor, and device using light-emitting device
WO2016079929A1 (ja) * 2014-11-21 2016-05-26 信越半導体株式会社 発光素子及び発光素子の製造方法
TW201939764A (zh) 2015-02-17 2019-10-01 新世紀光電股份有限公司 發光元件的製作方法
CN105470361A (zh) * 2015-12-31 2016-04-06 天津三安光电有限公司 一种粗糙化不可见光全角度发光二级管及其制作方法
CN108400227B (zh) * 2018-05-04 2023-08-15 佛山市国星半导体技术有限公司 一种倒装led芯片及其制作方法
DE102019106546A1 (de) * 2019-03-14 2020-09-17 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung Verfahren zur herstellung von optoelektronischen halbleiterbauteilen und optoelektronisches halbleiterbauteil

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2780744B2 (ja) * 1992-11-06 1998-07-30 信越半導体株式会社 GaAlAs発光素子の製造方法
US5798536A (en) * 1996-01-25 1998-08-25 Rohm Co., Ltd. Light-emitting semiconductor device and method for manufacturing the same
JP2907170B2 (ja) * 1996-12-28 1999-06-21 サンケン電気株式会社 半導体発光素子
JP3531722B2 (ja) * 1998-12-28 2004-05-31 信越半導体株式会社 発光ダイオードの製造方法
JP4101468B2 (ja) * 2001-04-09 2008-06-18 豊田合成株式会社 発光装置の製造方法

Also Published As

Publication number Publication date
CN1407636A (zh) 2003-04-02
JP2003078162A (ja) 2003-03-14
US6700139B2 (en) 2004-03-02
US20030047745A1 (en) 2003-03-13
TW556362B (en) 2003-10-01

Similar Documents

Publication Publication Date Title
CN1274034C (zh) GaP系半导体发光组件
CN1182589C (zh) 发光或者受光用半导体组件及其制造方法
CN1182590C (zh) 发光或者受光用半导体器件及其制造方法
CN1552103A (zh) 包括光提取改型的发光二极管及其制作方法
CN101051662A (zh) 基于氮化物的半导体发光二极管
CN1670972A (zh) 可增加自发光线射出效率的发光二极管
CN1851948A (zh) 通孔垂直结构的半导体芯片或器件
CN1941437A (zh) 氮化镓基半导体发光二极管及其制造方法
CN1947269A (zh) 发光元件的制造方法及发光元件
CN1479948A (zh) 半导体元件
CN1905224A (zh) 通孔垂直结构的半导体芯片或器件
CN1925177A (zh) 半导体发光器件、其结构单元及制造方法
CN1858921A (zh) 倒装芯片发光二极管及其制造方法
CN1185720C (zh) 一种镀有金属反射镜膜基板的发光二极管及其制造方法
CN1127153C (zh) 半导体发光器件及其制作方法
CN1681137A (zh) 发光氮化物半导体器件及其制造方法
CN1476641A (zh) 半导体发光元件、图像显示装置及照明装置及其制造方法
CN1773736A (zh) 覆晶式的发光二极管及其制作方法
CN1523682A (zh) 半导体发光元件
CN2867600Y (zh) 发光二极管封装结构
CN1717812A (zh) 半导体发光元件及其制造方法
CN1290967A (zh) 发光二极管及其制作方法
CN1799123A (zh) 氮化物类半导体元件及其制造方法
CN100536178C (zh) 一种小体积高亮度氮化镓发光二极管芯片的制造方法
CN1619844A (zh) GaN基LED倒扣焊组合和灯具及晶片水平的倒扣焊工艺

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20060906

Termination date: 20090930