CN1218486C - 用于加电升压工况的三态电路 - Google Patents

用于加电升压工况的三态电路 Download PDF

Info

Publication number
CN1218486C
CN1218486C CN008103992A CN00810399A CN1218486C CN 1218486 C CN1218486 C CN 1218486C CN 008103992 A CN008103992 A CN 008103992A CN 00810399 A CN00810399 A CN 00810399A CN 1218486 C CN1218486 C CN 1218486C
Authority
CN
China
Prior art keywords
buffer circuits
circuit
control circuit
mode
state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN008103992A
Other languages
English (en)
Chinese (zh)
Other versions
CN1361944A (zh
Inventor
耶菲姆·瓦尔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thomson Licensing SAS
International Digital Madison Patent Holding SAS
Original Assignee
Thomson Licensing SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Licensing SAS filed Critical Thomson Licensing SAS
Publication of CN1361944A publication Critical patent/CN1361944A/zh
Application granted granted Critical
Publication of CN1218486C publication Critical patent/CN1218486C/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/09425—Multistate logic
    • H03K19/09429—Multistate logic one of the states being the high impedance or floating state
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/22—Modifications for ensuring a predetermined initial state when the supply voltage has been applied
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/082—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/082—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
    • H03K19/0823—Multistate logic
    • H03K19/0826—Multistate logic one of the states being the high impedance or floating state

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
  • Television Receiver Circuits (AREA)
  • Electronic Switches (AREA)
  • Dc-Dc Converters (AREA)
CN008103992A 1999-07-16 2000-07-14 用于加电升压工况的三态电路 Expired - Lifetime CN1218486C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14442299P 1999-07-16 1999-07-16
US60/144,422 1999-07-16

Publications (2)

Publication Number Publication Date
CN1361944A CN1361944A (zh) 2002-07-31
CN1218486C true CN1218486C (zh) 2005-09-07

Family

ID=22508525

Family Applications (1)

Application Number Title Priority Date Filing Date
CN008103992A Expired - Lifetime CN1218486C (zh) 1999-07-16 2000-07-14 用于加电升压工况的三态电路

Country Status (8)

Country Link
EP (1) EP1196995B1 (enExample)
JP (1) JP4891504B2 (enExample)
KR (1) KR100727570B1 (enExample)
CN (1) CN1218486C (enExample)
AU (1) AU6214700A (enExample)
DE (1) DE60006967T2 (enExample)
MX (1) MXPA02000553A (enExample)
WO (1) WO2001006655A1 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103746681B (zh) * 2013-12-24 2017-06-30 北京时代民芯科技有限公司 一种cmos器件电源上下电输出三态控制电路
US10345832B1 (en) * 2018-05-14 2019-07-09 Asm Ip Holding B.V. Insulation system and substrate processing apparatus

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5915208B2 (ja) * 1978-06-06 1984-04-07 日本電信電話株式会社 パワ−・オン・リセツト回路
US4210829A (en) * 1978-10-02 1980-07-01 National Semiconductor Corporation Power up circuit with high noise immunity
JPS60116223A (ja) * 1983-11-28 1985-06-22 Hitachi Ltd ドライステ−トゲ−トの保護回路
US4871926A (en) * 1988-09-06 1989-10-03 Motorola, Inc. Low power, three state power up circuit
JPH05184066A (ja) * 1992-01-07 1993-07-23 Mitsubishi Electric Corp 出力ドライブ回路
JP2803448B2 (ja) * 1992-04-02 1998-09-24 日本電気株式会社 出力回路
JPH0675668A (ja) * 1992-08-25 1994-03-18 Nec Corp 出力回路
JP3287248B2 (ja) * 1996-12-20 2002-06-04 富士通株式会社 半導体集積回路
JP3779486B2 (ja) * 1999-03-23 2006-05-31 株式会社東芝 半導体集積回路

Also Published As

Publication number Publication date
DE60006967T2 (de) 2004-10-21
CN1361944A (zh) 2002-07-31
WO2001006655A1 (en) 2001-01-25
KR100727570B1 (ko) 2007-06-14
EP1196995B1 (en) 2003-12-03
JP2003533903A (ja) 2003-11-11
DE60006967D1 (de) 2004-01-15
AU6214700A (en) 2001-02-05
KR20020027460A (ko) 2002-04-13
JP4891504B2 (ja) 2012-03-07
MXPA02000553A (es) 2002-07-02
EP1196995A1 (en) 2002-04-17

Similar Documents

Publication Publication Date Title
CN1914576A (zh) 自举电容器更新电路
CN1296329A (zh) 脉宽调制控制设备
JP2009183143A (ja) 閾値検出回路
US20080166110A1 (en) Fan driving circuit
CN1218486C (zh) 用于加电升压工况的三态电路
CN1052348C (zh) 电源供电电路
CN100347622C (zh) 具蓄电压或具反电势负载的分流式自动调控输出电路
CN1601412A (zh) 一种控制上电时序的方法及电路
CN1148773A (zh) 用于音频/视频互连的视频差分总线接收器
CN109712590A (zh) 显示面板的驱动电路及显示装置
CN1239559A (zh) 可编程逻辑控制器的诊断输入装置
DE10155847A1 (de) Verfahren zur Diagnose von Endstufen in Steuergeräten
DE4003977A1 (de) Quellen - oder senken-ausgangsschaltung
EP1427095A2 (de) Elektronisch kommutierter Elektromotor
CN115599151A (zh) 输出电路及泵补偿的控制方法
CN1172242C (zh) 可自动检测使用影像输出端子的方法与应用电路
CN100340042C (zh) 直流马达的过电压保护装置
CN203573617U (zh) 检查装置
JP3579124B2 (ja) 突入電流防止回路
JPH06225181A (ja) ビデオ出力回路
CN119787570A (zh) 一种插拔上电电路和电子设备
CN120856132A (zh) 一种可调电压阈值的数字输入系统
CN1407793A (zh) 利用自动传感装置和仿真装置的视频信号的扩展转换
KR920003041Y1 (ko) Ttl/아날로그 자동절환 회로
KR100560922B1 (ko) 아이씨 구동회로

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CP02 Change in the address of a patent holder

Address after: I Si Eli Murli Nor, France

Patentee after: THOMSON LICENSING

Address before: French Boulogne

Patentee before: THOMSON LICENSING

CP02 Change in the address of a patent holder
TR01 Transfer of patent right

Effective date of registration: 20190202

Address after: Paris France

Patentee after: International Digital Madison Patent Holding Co.

Address before: I Si Eli Murli Nor, France

Patentee before: THOMSON LICENSING

Effective date of registration: 20190202

Address after: I Si Eli Murli Nor, France

Patentee after: THOMSON LICENSING

Address before: I Si Eli Murli Nor, France

Patentee before: THOMSON LICENSING

TR01 Transfer of patent right
CX01 Expiry of patent term

Granted publication date: 20050907

CX01 Expiry of patent term