CN1202794A - 具有一级和二级通孔的电路板 - Google Patents

具有一级和二级通孔的电路板 Download PDF

Info

Publication number
CN1202794A
CN1202794A CN98107816A CN98107816A CN1202794A CN 1202794 A CN1202794 A CN 1202794A CN 98107816 A CN98107816 A CN 98107816A CN 98107816 A CN98107816 A CN 98107816A CN 1202794 A CN1202794 A CN 1202794A
Authority
CN
China
Prior art keywords
circuit board
wiring layer
electric contact
wiring
electrically connected
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN98107816A
Other languages
English (en)
Other versions
CN1084586C (zh
Inventor
欧文·梅米斯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CN1202794A publication Critical patent/CN1202794A/zh
Application granted granted Critical
Publication of CN1084586C publication Critical patent/CN1084586C/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/36—Assembling printed circuits with other printed circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5386—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/111—Pads for surface mounting, e.g. lay-out
    • H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15192—Resurf arrangement of the internal vias
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09218—Conductive traces
    • H05K2201/09227—Layout details of a plurality of traces, e.g. escape layout for Ball Grid Array [BGA] mounting
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/096—Vertically aligned vias, holes or stacked vias
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09627—Special connections between adjacent vias, not for grounding vias
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10734—Ball grid array [BGA]; Bump grid array
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Manufacturing & Machinery (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Structure Of Printed Boards (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Abstract

提供一种在表面上具有排列得与被格栅界定的芯片座上的连接焊托接合的接点的电路板。在格栅之内的电路板部位提供多个一级通孔并电连接到其上方的芯片连接焊托。提供多个位于格栅之外的二级通孔并电连接到里面的芯片连接焊托。

Description

具有一级和二级通孔的电路板
本发明涉及一种能够获得高布线密度的改进型多层印刷电路板。
随着现代的芯片座变得越来越小巧，要把芯片座连接到放在下面的电路板而不会造成相邻电接点之间的短路也变得越来越困难。因此，最好开发一种新的允许比过去的可能密度更大的布线密度的电路板设计。
根据本发明，提供一种新颖的多层电路板。这种电路板包括由排列在芯片座的电连接焊托决定的格栅之内的一级通孔，这些一级通孔排列成一个间隔阵列与芯片座上连接焊托的一个子集相对应。芯片座上那些不与这些一级通孔之一连接的连接焊托则连接到安排在芯片座格栅之外的二级通孔。
仅把一些芯片座的连接焊托连接到由芯片座决定的格栅之内的通孔，开发了在这一区域里面的相邻通孔之间的空间，从而允许更多的迹线和更宽的迹线宽度、间格和焊接尺寸容纳在相邻通孔之间的这些区域内。这又促进了更高的布线密度和灵活性。把其余的芯片座连接焊托连接到位于芯片座格栅之外的通孔允许芯片座上有更稠密的阵列，从而帮助了小型化。结果，通过使用暗通路大大改善了布线密度和灵活性，同时依然保持整个设备的小巧性。
通过参照下面的附图可以更好地理解本发明，在附图中：
图1是根据本发明制造的多层电路板一个局部的简略纵截面图解，电路板上面安装有一个高密度芯片座；
图2是一个类似于图1的视图，但示出了根据本发明的更多介电材料层和电路；
图3是电路板上与芯片座上的接点相配对的电连接焊托的阵列的示意图；
图4是一个示意性内平面视图，说明图1的电路板中位于图1的芯片座确定的格栅以内的一级通孔的阵列；以及
图5是一个类似于图3的示意性内平面视图，示出位于间隔格栅之内和之外两部分的通孔。
参照图1，根据本发明的一种新颖多层电路板以标号10总体表示，它由例如FR4—一种被强化环氧树脂的三层电绝缘材料12、13和14组成。层12具有一个上表面15，层14具有一个下表面16，两个居于中间的内表面17和18分别被定义在层12/13和13/14之间。此外，电路板10在基底的表面15包括有多个接点20。这些接点20排列成要被连接的I/C芯片座上的接点的图案，这个图案在后文中有时称为格栅。一些接点20借助暗通路21直接连到紧靠其下面的镀满金属的通孔22。这些孔22可以终止在表面18，或者如图1所示，可以继续通到表面16。这些孔22有时称为一级孔。其他的接点20则借助通路21连接到表面17或18上的布线24，后者转而又连接到可以整个延伸穿过基底或者是从任一表面15、16、17或18延伸到任何别的表面的电镀通孔26。并且，布线迹线24可设置在任一表面15、16、17和18上与通孔22或26或通路21或焊托20相连接。对于这种布线法，孔22和26之间的允许间隔距离现在将予以说明。正如现在就要更详细说明的，电镀通孔22位于芯片座的格栅图案以内，而电镀通孔26则位格栅图案之外。如图2所示，组成部分13可以包括多层介电材料并且在其里面具有与电镀通孔22和26连通的多个布线层24。设置在下表面16上的接点27使得焊球28能将电路板10连接到元件(未示出)上的焊托29(对图1的实施例作类似的连接)。这使得高密度的芯片座能够连接到基底的表面，并且从电镀通孔延伸出来的电连接扩张到间隔格栅图案之外，允许表面15和16上有更多的空间用于布线并且在组成部分13的内部有更多的空间用于布线。
安装在电路板10上面的是高密度芯片座30。在其下表面32上，芯片座30确定一个电连接焊托34的高密度阵列排列在由全体电连接焊托34规定的一个格栅44的里面(见图3、4和5)。焊球35将焊托34连接到焊托20。连接焊托34紧密集结在一起成一个阵列，并且在所示出的特定实施例中排成诸列36和与之正交的诸行38(图3)。连接焊托34与基底的表面15上的接点20成同一样的阵列形式。
正如图3进一步示出的，电连接焊托34被安排成两组，即A组和B组。特别是，电连接焊托34被安排得使每一列的相邻连接焊托和每一行的相邻连接焊托在不同的组中。这一情形示于图3，从中可以看到，列40中直接毗邻“B”电连接焊托34的两个电连接焊托34都在A组中，同时行42中直接毗邻“B”电连接焊托34的两个电连接焊托34也都在A组中。A和B两组的焊托均可利用暗通路连接到表面17。
根据本发明，通孔或一级孔22可以排列成与芯片座30中电连接焊托34的阵列32相对应的一个间隔图案或阵列。“间隔阵列”的意思是阵列中的各项被排列在各行和各列中使得一个列的各项与相邻列的各项偏离大约为列中各项之间的一半距离。“与阵列32对应”的意思是一级通孔22与芯片座30中选出的电连接焊托34对准或对正，具体地说，是与所示特定实施例中芯片座的“B”电连接焊托34对准或对正。
这一点示于图4，图4示出在中间层13观察时电路板10中一级通孔22的图案。正如从这个图中所能看到的，每个一级通孔22均以和芯片座30中的电连接焊托34同一样的方式排列在一个列和一个行中。此外，一级通孔22还被排列得与芯片座中的对应电连接焊托34对正。但是，由于一级通孔22互相偏离得形成一个对应的间隔阵列，因而一级通孔22的数目近似等于芯片座中电连接焊托34的数目的一半。这样，一级通孔22仅与芯片座30中每隔一个电连接焊托34对正，特别是在所示实施例中，仅与芯片座30的“B”电连接焊托34对正。
借助这一安排，芯片座30的差不多一半电连接焊托34，即全部“B”连接焊托均电连接到直接在“B”连接焊托34下面的电路板的一级通孔22。这些通孔22均被包括在格栅44即芯片座30上连接焊托34的外边界以内。这就丢下芯片座30的差不多一半剩余电接点，即全部“A”电接点留待用别的方法电连接。(不用说，多于或少于一半都可连接到通孔22，只不过一半是一种典型结构而已)。
根据本发明，这些“A”电接点借助连通到导线或迹线24和/或在表面15、16、17和18上未示出的多个另外的或第二布线层的暗通路21，连接到位于格栅44之外的二级通孔26。这种情形示于图5，图5示出位于格栅44中的间隔图案之外的电镀通孔26。这可以借助任何常规的办法按照本发明来完成。例如表面安装工艺(SMT)技术和美国专利No.5,424,492、美国专利No.5,451,721和美国专利No.5,487,218中所叙述的暗通路技术都可用于这一目的。这些专利的发明都被引用到本文作为参考。
为使布线密度最大化，过去采用了许多方法。当通孔例如一级通孔22变得过于密集时，可以容纳在相邻通孔之间的迹线的最大数目和线宽将显著下降，特别是在中间平面和电路板的下表面中尤其如此。这是在电路板被设计得板内大多数(如果不是全部的话)通路形成在或者说“落”在芯片座的格栅以内的情形的一个特殊问题。如上所述，将间隔阵列的一些通孔安排在格栅以里，把其他的安排在格栅以外，则由于在相邻通孔之间提供了多得多的空间而大大减轻这个问题。
因此，把通孔26安排在一级通孔22的间隔阵列以外使得设备的所有相邻通孔之间都有足够的空间扩展，这一做法将受到重视。与此同时，还保持了整个设备的几何尺寸尽可能小巧。结果，就达到了元件布线的更高灵活性和更大密度的所需目的，而不用不适当的增加设备的总尺寸。这在以小型化作为不断追求目标的现代电子元件中是一个特别的优点。
虽然上面仅叙述了本发明的几个实施例，但应当理解，可以作出许多修改而不需要脱离本发明的精神和范围。例如，虽然前面的叙述说明图3的间隔阵列由正交排列的行和列组成，但应当明白，间隔阵列可以由相互交成一个锐角排列的行和列组成或者甚至排列在一个圆周上。此外，应当了解，孔26也可像孔22一样是填满金属的电镀通孔。所有这些修改都被包括在仅受下面的权利要求书限制的本发明范围内。

Claims (18)

1.一种多层电路板，用于安装一个具有高密度排列在一个格栅内的电连接焊托的阵列的芯片座，所述电路板包括：
一个电绝缘的基底，它具有上表面和下表面；
所述上表面上的多个电接点，用于连接到所述芯片座的电连接焊托；
一个在其内具有电接点的第一布线层；
一个在其内具有布线迹线的第二布线层，所述第二布线层与所述基底的上表面共生；
其中所述电路板具有以间隔阵列形式排列在所述格栅以内的一级通孔和位于所述格栅之外的二级通孔，所述一级通孔与所述上表面的相应第一电接点电连通；
所述上表面的相应第二电接点与所述第二通孔电连接。
2.权利要求1的电路板，其特征在于所述安装焊托的电接点都排成列和行的形式，每一列中的电接点都与相邻行中的电接点对准，所述电接点被排成第一电接点组和第二电接点组，使得直接毗邻每个连接焊托的连接焊托都在与该连接焊托不同的组中。
3.权利要求2的电路板，其特征在于所述列和行排列得相互成直角。
4.权利要求2的电路板，其特征在于所述一级通孔都是填塞满的。
5.权利要求2的电路板，其特征还在于将第一布线层连接到第二布线层的暗通路。
6.权利要求2的电路板，其特征在于所述第一布线层是在所述基底的下表面上。
7.权利要求5的电路板，其特征在于所述第二布线层装在所述基底的上表面上。
8.权利要求6的电路板，其特征在于所述第二布线层居于所述基底的上下表面之间，而且所述安装焊托的第二电接点都通过暗通路电连接到所述第二布线层的相应布线迹线。
9.权利要求8的电路板，其特征在于所述电路板包括多个居于所述上下表面之间的第二布线层，至少有一个第二电接点与所述第二布线层的每一层电连接。
10.权利要求2的电路板，其特征在于所述第二布线层装在所述基底的上表面上。
11.权利要求10的电路板，其特征在于所述第二布线层居于所述基底的上下表面之间，并且所述安装焊托的第二电接点通过暗通路电连接到所述第二布线层的相应布线迹线
12.权利要求11的电路板，其特征在于所述电路板包括多个居于所述上下表面之间的第二布线层，至少一个第二电接点与所述第二布线层的每一层电连接。
13.权利要求1的电路板，其特征在于所述电路板确定排列在所述格栅之外的二级通路，所述二级通路也与所述安装焊托的相应第一电接点电连通并且还与所述第一布线层的相应布线迹线电连通。
14.权利要求13的电路板，其特征在于所述二级通路排成与所述一级通路一样的间隔阵列。
15.一种形成用于安装芯片座的多层电路板的方法，芯片座具有排列在一个格栅之内的高密度电连接焊托的阵列，方法包括的步骤是：
提供一个具有上表面和下表面的电绝缘基底；
在所述上表面上形成多个用于连接到所述芯片座的电连接焊托的电接点；
形成一个在其内具有电接点的第一布线层；
形成一个在其内具有与所述基底的所述上表面共生的布线迹线的第二布线层；
在所述格栅之内形成间隔阵列形式的多个一级通孔和形成多个位于所述格栅之外的二级通孔；
将所述一级通孔与所述上表面的第一电接点电连接起来，将所述上表面的第二电接点与所述二级通孔电连接起来。
16.权利要求15所述的方法，其特征在于所述第一和第二布线层通过暗通路互相连接。
17.权利要求16的方法，其特征还在于形成多个连接上下表面的布线层。
18.权利要求17的方法，其特征在于诸布线层通过暗通路互相连接。
CN98107816A 1997-06-03 1998-04-30 具有一级和二级通孔的电路板 Expired - Lifetime CN1084586C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/868,090 US6162997A (en) 1997-06-03 1997-06-03 Circuit board with primary and secondary through holes
US868,090 1997-06-03

Publications (2)

Publication Number Publication Date
CN1202794A true CN1202794A (zh) 1998-12-23
CN1084586C CN1084586C (zh) 2002-05-08

Family

ID=25351056

Family Applications (1)

Application Number Title Priority Date Filing Date
CN98107816A Expired - Lifetime CN1084586C (zh) 1997-06-03 1998-04-30 具有一级和二级通孔的电路板

Country Status (8)

Country Link
US (1) US6162997A (zh)
EP (1) EP0883330B1 (zh)
JP (1) JP3111053B2 (zh)
KR (1) KR100304089B1 (zh)
CN (1) CN1084586C (zh)
DE (1) DE69800514T2 (zh)
MY (1) MY121703A (zh)
TW (1) TW374289B (zh)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1300840C (zh) * 2001-12-19 2007-02-14 国际商业机器公司 利用垂直连接的芯片和晶片集成工艺
CN100377625C (zh) * 1999-10-12 2008-03-26 德塞拉互连材料股份有限公司 布线电路衬底及其制造方法
CN100463585C (zh) * 2005-08-12 2009-02-18 鸿富锦精密工业（深圳）有限公司 具有改良过孔的印刷电路板
WO2011060600A1 (zh) * 2009-11-17 2011-05-26 Wang Dingfeng 带元件的双面电路板及其互连导通方法
US9365947B2 (en) 2013-10-04 2016-06-14 Invensas Corporation Method for preparing low cost substrates

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6620731B1 (en) 1997-12-18 2003-09-16 Micron Technology, Inc. Method for fabricating semiconductor components and interconnects with contacts on opposing sides
US6833613B1 (en) * 1997-12-18 2004-12-21 Micron Technology, Inc. Stacked semiconductor package having laser machined contacts
US6107109A (en) * 1997-12-18 2000-08-22 Micron Technology, Inc. Method for fabricating a semiconductor interconnect with laser machined electrical paths through substrate
KR100259359B1 (ko) * 1998-02-10 2000-06-15 김영환 반도체 패키지용 기판 및 반도체 패키지, 그리고 그 제조방법
US7071424B1 (en) * 1998-02-26 2006-07-04 Ibiden Co., Ltd. Multilayer printed wiring board having filled-via structure
US6266249B1 (en) * 1998-10-20 2001-07-24 Lsi Logic Corporation Semiconductor flip chip ball grid array package
US6538213B1 (en) * 2000-02-18 2003-03-25 International Business Machines Corporation High density design for organic chip carriers
US7088002B2 (en) * 2000-12-18 2006-08-08 Intel Corporation Interconnect
US6583517B1 (en) 2002-04-09 2003-06-24 International Business Machines Corporation Method and structure for joining two substrates with a low melt solder joint
JP3527229B2 (ja) 2002-05-20 2004-05-17 沖電気工業株式会社 半導体装置、半導体装置の実装方法、及び半導体装置のリペア方法
JP4181510B2 (ja) * 2003-02-28 2008-11-19 日本特殊陶業株式会社 樹脂製配線基板
JP2004282033A (ja) * 2003-02-28 2004-10-07 Ngk Spark Plug Co Ltd 樹脂製配線基板
JP4170137B2 (ja) 2003-04-24 2008-10-22 新光電気工業株式会社 配線基板及び電子部品実装構造
US7196908B2 (en) * 2003-06-05 2007-03-27 International Business Machines Corporation Dual pitch contact pad footprint for flip-chip chips and modules
CN1293793C (zh) * 2003-06-13 2007-01-03 威盛电子股份有限公司 线路基板
GB2405533A (en) * 2003-09-01 2005-03-02 Siemens Ag Printed circuit board having through-hole vias and micro-vias
US7345350B2 (en) 2003-09-23 2008-03-18 Micron Technology, Inc. Process and integration scheme for fabricating conductive components, through-vias and semiconductor components including conductive through-wafer vias
US20070045812A1 (en) * 2005-08-31 2007-03-01 Micron Technology, Inc. Microfeature assemblies including interconnect structures and methods for forming such interconnect structures
US20070274656A1 (en) * 2005-12-30 2007-11-29 Brist Gary A Printed circuit board waveguide
US7996806B2 (en) * 2008-02-06 2011-08-09 Electronics For Imaging, Inc. Methods and apparatus for layout of multi-layer circuit substrates
WO2016081855A1 (en) 2014-11-21 2016-05-26 Amphenol Corporation Mating backplane for high speed, high density electrical connector
JP6502751B2 (ja) * 2015-05-29 2019-04-17 東芝メモリ株式会社 半導体装置および半導体装置の製造方法
US10349517B2 (en) 2015-06-29 2019-07-09 Hewlett-Packard Development Company, L.P. Pad patterns
US10121734B2 (en) * 2016-01-20 2018-11-06 Micron Technology, Inc. Semiconductor device
US10201074B2 (en) 2016-03-08 2019-02-05 Amphenol Corporation Backplane footprint for high speed, high density electrical connectors
US10187972B2 (en) 2016-03-08 2019-01-22 Amphenol Corporation Backplane footprint for high speed, high density electrical connectors
TWI830739B (zh) 2018-06-11 2024-02-01 美商安芬諾股份有限公司 包含用於高速且高密度之電連接器的連接器佔位面積之印刷電路板和互連系統以及其製造方法
CN110740569A (zh) * 2018-07-19 2020-01-31 鸿富锦精密工业(武汉)有限公司 印刷电路板
CN114128053A (zh) 2019-05-20 2022-03-01 安费诺有限公司 高密度高速电连接器
US11510318B2 (en) * 2020-01-07 2022-11-22 Translarity, Inc. Redistribution plate
TW202147717A (zh) 2020-01-27 2021-12-16 美商安芬諾股份有限公司 具有高速安裝界面之電連接器
TW202147718A (zh) 2020-01-27 2021-12-16 美商安芬諾股份有限公司 具有高速安裝界面之電連接器

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4202007A (en) * 1978-06-23 1980-05-06 International Business Machines Corporation Multi-layer dielectric planar structure having an internal conductor pattern characterized with opposite terminations disposed at a common edge surface of the layers
JPS6028296A (ja) * 1983-07-27 1985-02-13 株式会社日立製作所 セラミツク多層配線回路板
JPS62136098A (ja) * 1985-12-09 1987-06-19 富士通株式会社 高密度配線基板
JPH0294460A (ja) * 1988-09-30 1990-04-05 Hitachi Ltd 半導体素子の実装構造
US5001605A (en) * 1988-11-30 1991-03-19 Hughes Aircraft Company Multilayer printed wiring board with single layer vias
US5097593A (en) * 1988-12-16 1992-03-24 International Business Machines Corporation Method of forming a hybrid printed circuit board
US4927983A (en) * 1988-12-16 1990-05-22 International Business Machines Corporation Circuit board
US5439766A (en) * 1988-12-30 1995-08-08 International Business Machines Corporation Composition for photo imaging
US5264325A (en) * 1988-12-30 1993-11-23 International Business Machines Corporation Composition for photo imaging
JP2739726B2 (ja) * 1990-09-27 1998-04-15 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン 多層プリント回路板
JPH06120623A (ja) * 1992-10-07 1994-04-28 Showa Denko Kk 配線板
WO1994018701A1 (en) * 1993-02-05 1994-08-18 W.L. Gore & Associates, Inc. Stress-resistant semiconductor chip-circuit board interconnect
US5490040A (en) * 1993-12-22 1996-02-06 International Business Machines Corporation Surface mount chip package having an array of solder ball contacts arranged in a circle and conductive pin contacts arranged outside the circular array
US5424492A (en) * 1994-01-06 1995-06-13 Dell Usa, L.P. Optimal PCB routing methodology for high I/O density interconnect devices
WO1996008037A1 (en) * 1994-09-06 1996-03-14 Sheldahl, Inc. Printed circuit substrate having unpackaged integrated circuit chips directly mounted thereto and method of manufacture
US5477933A (en) * 1994-10-24 1995-12-26 At&T Corp. Electronic device interconnection techniques
US5487218A (en) * 1994-11-21 1996-01-30 International Business Machines Corporation Method for making printed circuit boards with selectivity filled plated through holes

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100377625C (zh) * 1999-10-12 2008-03-26 德塞拉互连材料股份有限公司 布线电路衬底及其制造方法
US7546681B2 (en) 1999-10-12 2009-06-16 Tessera Interconnect Materials, Inc. Manufacturing method for wiring circuit substrate
US7721422B2 (en) 1999-10-12 2010-05-25 Tessera Interconnect Materials, Inc. Methods of making microelectronic assemblies
CN1300840C (zh) * 2001-12-19 2007-02-14 国际商业机器公司 利用垂直连接的芯片和晶片集成工艺
CN100463585C (zh) * 2005-08-12 2009-02-18 鸿富锦精密工业（深圳）有限公司 具有改良过孔的印刷电路板
WO2011060600A1 (zh) * 2009-11-17 2011-05-26 Wang Dingfeng 带元件的双面电路板及其互连导通方法
CN102065645B (zh) * 2009-11-17 2012-10-10 王定锋 带元件的双面电路板及其互连导通方法
US9365947B2 (en) 2013-10-04 2016-06-14 Invensas Corporation Method for preparing low cost substrates
US10283484B2 (en) 2013-10-04 2019-05-07 Invensas Corporation Low cost substrates

Also Published As

Publication number Publication date
KR19990006405A (ko) 1999-01-25
CN1084586C (zh) 2002-05-08
DE69800514T2 (de) 2001-09-27
EP0883330A1 (en) 1998-12-09
TW374289B (en) 1999-11-11
MY121703A (en) 2006-02-28
JP3111053B2 (ja) 2000-11-20
DE69800514D1 (de) 2001-03-08
JPH10341080A (ja) 1998-12-22
KR100304089B1 (ko) 2001-10-19
US6162997A (en) 2000-12-19
EP0883330B1 (en) 2001-01-31

Similar Documents

Publication Publication Date Title
CN1084586C (zh) 具有一级和二级通孔的电路板
US5847936A (en) Optimized routing scheme for an integrated circuit/printed circuit board
US7323787B2 (en) Off-grid decoupling of ball grid array (BGA) devices and method
US5424492A (en) Optimal PCB routing methodology for high I/O density interconnect devices
US5659953A (en) Method of manufacturing an apparatus having inner layers supporting surface-mount components
CN1127783C (zh) 具有接地增强和串扰减少能力的高密度电气互联系统
US7116208B2 (en) Printed-circuit board with fuse
US4434321A (en) Multilayer printed circuit boards
CN100407877C (zh) 用于减少多层电路板的层数的技术
US6839964B2 (en) Method for manufacturing a multi-layer printed circuit board
CN101455129B (zh) 屏蔽式过孔
EP0086961A2 (en) Multilayer board for the interconnection of high-speed circuits
CN204905477U (zh) 电子设备
US6407343B1 (en) Multilayer wiring board
CN100477882C (zh) 功率输送装置、系统和方法
US6121678A (en) Wrap-around interconnect for fine pitch ball grid array
CN1349258A (zh) 有机芯片载体的高密度设计
CN100536095C (zh) 具有高可布线性的高密度微过孔基板
KR100980356B1 (ko) 모듈형 집적 회로 칩 캐리어
US6803527B2 (en) Circuit board with via through surface mount device contact
US20100175911A1 (en) High-Speed Two-Layer and Multilayer Circuit Boards
CN101808479B (zh) 减少信号布线设备中的层数的方法
US20030104715A1 (en) Signal-transmitting device
JPH07202421A (ja) 多接続スルーホールピン及び多接続スルーホール形成方法
JPH0710970U (ja) フレキシブルプリント配線基板の接続構造

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CX01 Expiry of patent term
CX01 Expiry of patent term

Granted publication date: 20020508