CN118696397A - 复合结构及其制造方法 - Google Patents

复合结构及其制造方法 Download PDF

Info

Publication number
CN118696397A
CN118696397A CN202380021538.8A CN202380021538A CN118696397A CN 118696397 A CN118696397 A CN 118696397A CN 202380021538 A CN202380021538 A CN 202380021538A CN 118696397 A CN118696397 A CN 118696397A
Authority
CN
China
Prior art keywords
carbon film
composite structure
substrate
glass carbon
thin layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202380021538.8A
Other languages
English (en)
Chinese (zh)
Inventor
G·戈丹
H·毕亚尔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Soitec SA
Original Assignee
Soitec SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Soitec SA filed Critical Soitec SA
Publication of CN118696397A publication Critical patent/CN118696397A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19Preparing inhomogeneous wafers
    • H10P90/1904Preparing vertically inhomogeneous wafers
    • H10P90/1906Preparing SOI wafers
    • H10P90/1914Preparing SOI wafers using bonding
    • H10P90/1916Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/36Carbides
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P10/00Bonding of wafers, substrates or parts of devices
    • H10P10/12Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19Preparing inhomogeneous wafers
    • H10P90/1904Preparing vertically inhomogeneous wafers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10Isolation regions comprising dielectric materials
    • H10W10/181Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers

Landscapes

  • Chemical & Material Sciences (AREA)
  • Organic Chemistry (AREA)
  • Engineering & Computer Science (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Inorganic Chemistry (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Carbon And Carbon Compounds (AREA)
  • Recrystallisation Techniques (AREA)
  • Ceramic Products (AREA)
  • Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)
  • Laminated Bodies (AREA)
CN202380021538.8A 2022-02-18 2023-01-31 复合结构及其制造方法 Pending CN118696397A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FRFR2201443 2022-02-18
FR2201443A FR3132976B1 (fr) 2022-02-18 2022-02-18 Structure composite et procede de fabrication associe
PCT/EP2023/052346 WO2023156193A1 (fr) 2022-02-18 2023-01-31 Structure composite et procede de fabrication associe

Publications (1)

Publication Number Publication Date
CN118696397A true CN118696397A (zh) 2024-09-24

Family

ID=81580657

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202380021538.8A Pending CN118696397A (zh) 2022-02-18 2023-01-31 复合结构及其制造方法

Country Status (8)

Country Link
US (1) US20250140602A1 (https=)
EP (1) EP4479994A1 (https=)
JP (1) JP2025507250A (https=)
KR (1) KR20240154013A (https=)
CN (1) CN118696397A (https=)
FR (1) FR3132976B1 (https=)
TW (1) TW202349454A (https=)
WO (1) WO2023156193A1 (https=)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6371143B2 (ja) * 2014-07-08 2018-08-08 イビデン株式会社 SiCウェハの製造方法、SiC半導体の製造方法及び黒鉛炭化珪素複合基板
JP6371142B2 (ja) * 2014-07-08 2018-08-08 イビデン株式会社 SiCウェハの製造方法、SiC半導体の製造方法及び炭化珪素複合基板
US20180158672A1 (en) * 2015-06-25 2018-06-07 Tivra Corporation Crystalline Semiconductor Growth on Amorphous and Poly-Crystalline Substrates

Also Published As

Publication number Publication date
FR3132976A1 (fr) 2023-08-25
KR20240154013A (ko) 2024-10-24
TW202349454A (zh) 2023-12-16
FR3132976B1 (fr) 2024-11-29
JP2025507250A (ja) 2025-03-18
US20250140602A1 (en) 2025-05-01
WO2023156193A1 (fr) 2023-08-24
EP4479994A1 (fr) 2024-12-25

Similar Documents

Publication Publication Date Title
TWI861252B (zh) 用於製作複合結構之方法,該複合結構包含一單晶SiC薄層在一結晶SiC載體底材上
TWI627657B (zh) Composite substrate manufacturing method and composite substrate
CN114175212B (zh) 包括多晶sic载体衬底上的单晶sic薄层的复合结构制造方法
US8951887B2 (en) Process for fabricating a semiconductor structure employing a temporary bond
CN115088063B (zh) 用于制造包括位于由SiC制成的载体衬底上的由单晶SiC制成的薄层的复合结构的方法
JPH0677101A (ja) 半導体基板及びその作製方法
JP7620646B2 (ja) 非常に高い温度に対応する剥離可能な仮基板、及び前記基板から加工層を移動させるプロセス
CN115023802A (zh) 包含在SiC制载体衬底上的单晶SiC制薄层的复合结构的制造方法
CN117999633A (zh) 多晶碳化硅支撑衬底的制造方法
CN114730699A (zh) 制造包括位于由SiC制成的载体基板上的单晶SiC薄层的复合结构的方法
TWI907572B (zh) 製作含凝聚物之交界區之半導體結構之方法
CN103026460A (zh) 用于制备多层式晶体结构的方法
CN118696397A (zh) 复合结构及其制造方法
JP2009521813A (ja) 歪み薄膜の緩和方法
US9761671B2 (en) Engineered substrates for use in crystalline-nitride based devices
CN114787968A (zh) 接合两个半导体衬底的方法
TWI861253B (zh) 用於製作複合結構之方法,該複合結構包含一單晶SiC薄層在一SiC載體底材上
US20250006492A1 (en) Method for manufacturing a composite structure comprising a thin film of monocrystalline sic on a carrier substrate of polycrystalline sic
US20240395603A1 (en) Composite structure comprising a useful monocrystalline sic layer on a polycrystalline sic carrier substrate and method for manufacturing said structure
CN118302839A (zh) 制造包括具有改进的电性能的由碳化硅制成的工作层的半导体结构体的方法
TW202301554A (zh) 用於製作碳化矽基半導體結構及中間複合結構之方法
CN118077032A (zh) 用于在多晶SiC的载体衬底上制造包含单晶SiC的薄膜的复合结构体的方法
JP2025507250A5 (https=)

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination