CN117293018A - 改善在氧化硅上的超薄非晶硅膜的连续性的预处理方法 - Google Patents
改善在氧化硅上的超薄非晶硅膜的连续性的预处理方法 Download PDFInfo
- Publication number
- CN117293018A CN117293018A CN202311074164.4A CN202311074164A CN117293018A CN 117293018 A CN117293018 A CN 117293018A CN 202311074164 A CN202311074164 A CN 202311074164A CN 117293018 A CN117293018 A CN 117293018A
- Authority
- CN
- China
- Prior art keywords
- amorphous silicon
- substrate
- silicon layer
- sam
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02488—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02499—Monolayers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02592—Microstructure amorphous
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
- H01L21/02639—Preparation of substrate for selective deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02658—Pretreatments
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0338—Process specially adapted to improve the resolution of the mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/32055—Deposition of semiconductive layers, e.g. poly - or amorphous silicon layers
-
- H10P14/24—
-
- H10P14/271—
-
- H10P14/3238—
-
- H10P14/3246—
-
- H10P14/3411—
-
- H10P14/3454—
-
- H10P14/36—
-
- H10P14/416—
-
- H10P14/6336—
-
- H10P50/242—
-
- H10P50/267—
-
- H10P50/283—
-
- H10P50/695—
-
- H10P76/4085—
-
- H10P76/4088—
-
- H10P95/00—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H10P14/38—
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical Vapour Deposition (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Plasma & Fusion (AREA)
- General Chemical & Material Sciences (AREA)
- Formation Of Insulating Films (AREA)
- Semiconductor Memories (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201762536275P | 2017-07-24 | 2017-07-24 | |
| US62/536,275 | 2017-07-24 | ||
| CN201880036516.8A CN110709967B (zh) | 2017-07-24 | 2018-05-24 | 改善在氧化硅上的超薄非晶硅膜的连续性的预处理方法 |
| PCT/US2018/034439 WO2019022826A1 (en) | 2017-07-24 | 2018-05-24 | PRETREATMENT APPARATUS FOR IMPROVING THE CONTINUITY OF ULTRA-THIN AMORPHOUS SILICON FILM ON SILICON OXIDE |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201880036516.8A Division CN110709967B (zh) | 2017-07-24 | 2018-05-24 | 改善在氧化硅上的超薄非晶硅膜的连续性的预处理方法 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN117293018A true CN117293018A (zh) | 2023-12-26 |
Family
ID=65023417
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202311074164.4A Pending CN117293018A (zh) | 2017-07-24 | 2018-05-24 | 改善在氧化硅上的超薄非晶硅膜的连续性的预处理方法 |
| CN201880036516.8A Active CN110709967B (zh) | 2017-07-24 | 2018-05-24 | 改善在氧化硅上的超薄非晶硅膜的连续性的预处理方法 |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201880036516.8A Active CN110709967B (zh) | 2017-07-24 | 2018-05-24 | 改善在氧化硅上的超薄非晶硅膜的连续性的预处理方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US10559465B2 (enExample) |
| JP (1) | JP7242631B2 (enExample) |
| KR (1) | KR102509390B1 (enExample) |
| CN (2) | CN117293018A (enExample) |
| WO (1) | WO2019022826A1 (enExample) |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20190035036A (ko) * | 2017-09-25 | 2019-04-03 | 삼성전자주식회사 | 박막 형성 장치 및 이를 이용한 비정질 실리콘 막 형성방법 |
| US11315787B2 (en) * | 2019-04-17 | 2022-04-26 | Applied Materials, Inc. | Multiple spacer patterning schemes |
| JP2022544104A (ja) | 2019-08-06 | 2022-10-17 | ラム リサーチ コーポレーション | シリコン含有膜の熱原子層堆積 |
| US11198606B2 (en) * | 2019-09-23 | 2021-12-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure for microelectromechanical systems (MEMS) devices to control pressure at high temperature |
| WO2022027016A1 (en) | 2020-07-28 | 2022-02-03 | Lam Research Corporation | Impurity reduction in silicon-containing films |
| CN112645277B (zh) * | 2020-12-11 | 2023-11-07 | 上海集成电路研发中心有限公司 | 一种新型红外探测器及制备方法 |
| US11640905B2 (en) * | 2020-12-17 | 2023-05-02 | Applied Materials, Inc. | Plasma enhanced deposition of silicon-containing films at low temperature |
| CN112599619A (zh) * | 2020-12-29 | 2021-04-02 | 成都晔凡科技有限公司 | 制造太阳能电池片的方法和太阳能电池片 |
| KR20240032126A (ko) | 2021-07-09 | 2024-03-08 | 램 리써치 코포레이션 | 실리콘-함유 막들의 플라즈마 강화 원자 층 증착 |
| US20240355624A1 (en) * | 2021-08-24 | 2024-10-24 | Lam Research Corporation | In-situ core protection in multi-patterning |
| TW202419657A (zh) * | 2022-07-20 | 2024-05-16 | 美商應用材料股份有限公司 | 共形鉬沉積 |
| KR20250060908A (ko) * | 2022-09-06 | 2025-05-07 | 램 리써치 코포레이션 | 도핑된 실리콘 또는 붕소 층 형성 |
| US20250112039A1 (en) * | 2023-10-03 | 2025-04-03 | Applied Materials, Inc. | Seam-free single operation amorphous silicon gap fill |
Family Cites Families (43)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3181357B2 (ja) | 1991-08-19 | 2001-07-03 | 株式会社東芝 | 半導体薄膜の形成方法および半導体装置の製造方法 |
| JPH05160394A (ja) * | 1991-10-11 | 1993-06-25 | Sony Corp | Mis型半導体装置及びその製造方法 |
| US5800878A (en) | 1996-10-24 | 1998-09-01 | Applied Materials, Inc. | Reducing hydrogen concentration in pecvd amorphous silicon carbide films |
| US6294219B1 (en) * | 1998-03-03 | 2001-09-25 | Applied Komatsu Technology, Inc. | Method of annealing large area glass substrates |
| JP4094127B2 (ja) * | 1998-07-16 | 2008-06-04 | 株式会社アルバック | アモルファスシリコン製造装置 |
| US6391785B1 (en) | 1999-08-24 | 2002-05-21 | Interuniversitair Microelektronica Centrum (Imec) | Method for bottomless deposition of barrier layers in integrated circuit metallization schemes |
| JP2002158173A (ja) * | 2000-09-05 | 2002-05-31 | Sony Corp | 薄膜の製造方法、半導体薄膜、半導体装置、半導体薄膜の製造方法、及び半導体薄膜製造装置 |
| US7186630B2 (en) | 2002-08-14 | 2007-03-06 | Asm America, Inc. | Deposition of amorphous silicon-containing films |
| US20040067631A1 (en) * | 2002-10-03 | 2004-04-08 | Haowen Bu | Reduction of seed layer roughness for use in forming SiGe gate electrode |
| KR20040054433A (ko) * | 2002-12-18 | 2004-06-25 | 엘지.필립스 엘시디 주식회사 | 구동회로 일체형 액정표시장의 스위칭 소자 또는구동소자의 제조방법 |
| US6939794B2 (en) | 2003-06-17 | 2005-09-06 | Micron Technology, Inc. | Boron-doped amorphous carbon film for use as a hard etch mask during the formation of a semiconductor device |
| TWI235496B (en) | 2003-07-04 | 2005-07-01 | Toppoly Optoelectronics Corp | Crystallization method of polysilicon layer |
| JP5084169B2 (ja) * | 2005-04-28 | 2012-11-28 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
| FR2888663B1 (fr) | 2005-07-13 | 2008-04-18 | Soitec Silicon On Insulator | Procede de diminution de la rugosite d'une couche epaisse d'isolant |
| US7485572B2 (en) | 2006-09-25 | 2009-02-03 | International Business Machines Corporation | Method for improved formation of cobalt silicide contacts in semiconductor devices |
| US7622386B2 (en) | 2006-12-06 | 2009-11-24 | International Business Machines Corporation | Method for improved formation of nickel silicide contacts in semiconductor devices |
| US20080254619A1 (en) | 2007-04-14 | 2008-10-16 | Tsang-Jung Lin | Method of fabricating a semiconductor device |
| KR20090013286A (ko) | 2007-08-01 | 2009-02-05 | 삼성전자주식회사 | 반도체 소자 제조설비 |
| JP2008141204A (ja) * | 2007-11-30 | 2008-06-19 | Renesas Technology Corp | 半導体集積回路装置の製造方法 |
| KR101499232B1 (ko) * | 2008-04-10 | 2015-03-06 | 삼성디스플레이 주식회사 | 규소 결정화용 마스크 및 이를 이용한 다결정 규소 박막형성 방법과 박막 트랜지스터의 제조 방법 |
| KR101436564B1 (ko) * | 2008-05-07 | 2014-09-02 | 한국에이에스엠지니텍 주식회사 | 비정질 실리콘 박막 형성 방법 |
| US8525139B2 (en) | 2009-10-27 | 2013-09-03 | Lam Research Corporation | Method and apparatus of halogen removal |
| US8178443B2 (en) | 2009-12-04 | 2012-05-15 | Novellus Systems, Inc. | Hardmask materials |
| US8247332B2 (en) | 2009-12-04 | 2012-08-21 | Novellus Systems, Inc. | Hardmask materials |
| US20110244142A1 (en) * | 2010-03-30 | 2011-10-06 | Applied Materials, Inc. | Nitrogen doped amorphous carbon hardmask |
| TW201216331A (en) | 2010-10-05 | 2012-04-16 | Applied Materials Inc | Ultra high selectivity doped amorphous carbon strippable hardmask development and integration |
| US20120202315A1 (en) | 2011-02-03 | 2012-08-09 | Applied Materials, Inc. | In-situ hydrogen plasma treatment of amorphous silicon intrinsic layers |
| TWI492298B (zh) * | 2011-08-26 | 2015-07-11 | 應用材料股份有限公司 | 雙重圖案化蝕刻製程 |
| US20130189845A1 (en) * | 2012-01-19 | 2013-07-25 | Applied Materials, Inc. | Conformal amorphous carbon for spacer and spacer protection applications |
| US20130196078A1 (en) | 2012-01-31 | 2013-08-01 | Joseph Yudovsky | Multi-Chamber Substrate Processing System |
| WO2014039194A1 (en) | 2012-09-07 | 2014-03-13 | Applied Materials, Inc. | Integrated processing of porous dielectric, polymer-coated substrates and epoxy within a multi-chamber vacuum system confirmation |
| TW201441408A (zh) | 2013-03-15 | 2014-11-01 | 應用材料股份有限公司 | 包含氮化矽之膜的電漿輔助原子層沉積 |
| US9171754B2 (en) | 2013-05-24 | 2015-10-27 | Globalfoundries Inc. | Method including an etching of a portion of an interlayer dielectric in a semiconductor structure, a degas process and a preclean process |
| US9412656B2 (en) | 2014-02-14 | 2016-08-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Reverse tone self-aligned contact |
| JP2016047777A (ja) * | 2014-08-27 | 2016-04-07 | 国立大学法人大阪大学 | グラフェン薄膜の製造方法、並びにグラフェン薄膜を備えた電子素子およびセンサ |
| US9865459B2 (en) | 2015-04-22 | 2018-01-09 | Applied Materials, Inc. | Plasma treatment to improve adhesion between hardmask film and silicon oxide film |
| US9484202B1 (en) * | 2015-06-03 | 2016-11-01 | Applied Materials, Inc. | Apparatus and methods for spacer deposition and selective removal in an advanced patterning process |
| KR20170016107A (ko) | 2015-08-03 | 2017-02-13 | 삼성전자주식회사 | 반도체 장치 제조 방법 |
| US10418243B2 (en) | 2015-10-09 | 2019-09-17 | Applied Materials, Inc. | Ultra-high modulus and etch selectivity boron-carbon hardmask films |
| TWI715645B (zh) * | 2015-10-22 | 2021-01-11 | 美商應用材料股份有限公司 | 正形及縫隙填充非晶矽薄膜的沉積 |
| CN109643639B (zh) * | 2016-09-13 | 2023-08-11 | 应用材料公司 | 用于间隔件和硬掩模应用的硼烷介导的从硅烷和烷基硅烷物质脱氢的工艺 |
| US10276379B2 (en) * | 2017-04-07 | 2019-04-30 | Applied Materials, Inc. | Treatment approach to improve film roughness by improving nucleation/adhesion of silicon oxide |
| US10745282B2 (en) * | 2017-06-08 | 2020-08-18 | Applied Materials, Inc. | Diamond-like carbon film |
-
2018
- 2018-05-24 WO PCT/US2018/034439 patent/WO2019022826A1/en not_active Ceased
- 2018-05-24 KR KR1020207005305A patent/KR102509390B1/ko active Active
- 2018-05-24 CN CN202311074164.4A patent/CN117293018A/zh active Pending
- 2018-05-24 US US15/988,771 patent/US10559465B2/en active Active
- 2018-05-24 CN CN201880036516.8A patent/CN110709967B/zh active Active
- 2018-05-24 JP JP2020503041A patent/JP7242631B2/ja active Active
Also Published As
| Publication number | Publication date |
|---|---|
| JP2020528670A (ja) | 2020-09-24 |
| US10559465B2 (en) | 2020-02-11 |
| CN110709967A (zh) | 2020-01-17 |
| KR20200023509A (ko) | 2020-03-04 |
| KR102509390B1 (ko) | 2023-03-14 |
| WO2019022826A1 (en) | 2019-01-31 |
| JP7242631B2 (ja) | 2023-03-20 |
| CN110709967B (zh) | 2023-09-01 |
| US20190027362A1 (en) | 2019-01-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110709967B (zh) | 改善在氧化硅上的超薄非晶硅膜的连续性的预处理方法 | |
| US10410872B2 (en) | Borane mediated dehydrogenation process from silane and alkylsilane species for spacer and hardmask application | |
| CN110419093B (zh) | 通过改善氧化硅的成核/粘附来改善膜粗糙度的处理方法 | |
| TWI775734B (zh) | 圖案化結構上之方向性沉積 | |
| TWI827709B (zh) | 用於沉積摻雜磷之氮化矽膜的方法 | |
| JP7555909B2 (ja) | 高アスペクト比パターニング及び縦方向スケーリングのための膜スタック簡素化 | |
| TW202317808A (zh) | 在反應空間中在基板上形成氮化矽薄膜的方法 | |
| TW202302902A (zh) | 形成氮碳氧化矽薄膜的方法 | |
| WO2013049223A2 (en) | Insensitive dry removal process for semiconductor integration | |
| JP7703376B2 (ja) | シリコンを備える層を形成するための方法 | |
| WO2015073188A1 (en) | Method of depositing a low-temperature, no-damage hdp sic-like film with high wet etch resistance | |
| US10593543B2 (en) | Method of depositing doped amorphous silicon films with enhanced defect control, reduced substrate sensitivity to in-film defects and bubble-free film growth | |
| JP7791187B2 (ja) | 共形性酸化ケイ素膜の堆積 | |
| CN117751425A (zh) | 用于沉积sib膜的工艺 | |
| JP2025518560A (ja) | 高度なメモリ用途におけるモールドスタックのスケーリング解のための高弾性率炭素ドープ酸化ケイ素膜 | |
| WO2026010815A1 (en) | Methods of depositing silicon-containing films for semiconductor devices |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |