CN117242582A - 场效应晶体管及其制造方法 - Google Patents
场效应晶体管及其制造方法 Download PDFInfo
- Publication number
- CN117242582A CN117242582A CN202280032568.4A CN202280032568A CN117242582A CN 117242582 A CN117242582 A CN 117242582A CN 202280032568 A CN202280032568 A CN 202280032568A CN 117242582 A CN117242582 A CN 117242582A
- Authority
- CN
- China
- Prior art keywords
- region
- regions
- trench
- gate insulating
- resistant
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
- H10D30/0291—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs
- H10D30/0297—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs using recessing of the gate electrodes, e.g. to form trench gate electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/66—Vertical DMOS [VDMOS] FETs
- H10D30/668—Vertical DMOS [VDMOS] FETs having trench gate electrodes, e.g. UMOS transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/01—Manufacture or treatment
- H10D62/051—Forming charge compensation regions, e.g. superjunctions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]
- H10D62/106—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] having supplementary regions doped oppositely to or in rectifying contact with regions of the semiconductor bodies, e.g. guard rings with PN or Schottky junctions
- H10D62/107—Buried supplementary regions, e.g. buried guard rings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]
- H10D62/109—Reduced surface field [RESURF] PN junction structures
- H10D62/111—Multiple RESURF structures, e.g. double RESURF or 3D-RESURF structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/124—Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
- H10D62/126—Top-view geometrical layouts of the regions or the junctions
- H10D62/127—Top-view geometrical layouts of the regions or the junctions of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
- H10D62/149—Source or drain regions of field-effect devices
- H10D62/151—Source or drain regions of field-effect devices of IGFETs
- H10D62/156—Drain regions of DMOS transistors
- H10D62/157—Impurity concentrations or distributions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/202—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials
- H10P30/204—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials into Group IV semiconductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/21—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically active species
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/22—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping using masks
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
- Chemical & Material Sciences (AREA)
- Composite Materials (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2021-098031 | 2021-06-11 | ||
| JP2021098031A JP7615904B2 (ja) | 2021-06-11 | 2021-06-11 | 電界効果トランジスタとその製造方法 |
| PCT/JP2022/001571 WO2022259593A1 (ja) | 2021-06-11 | 2022-01-18 | 電界効果トランジスタとその製造方法 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN117242582A true CN117242582A (zh) | 2023-12-15 |
Family
ID=84425611
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202280032568.4A Pending CN117242582A (zh) | 2021-06-11 | 2022-01-18 | 场效应晶体管及其制造方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US12557350B2 (https=) |
| JP (1) | JP7615904B2 (https=) |
| CN (1) | CN117242582A (https=) |
| WO (1) | WO2022259593A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP7717010B2 (ja) * | 2022-03-08 | 2025-08-01 | 株式会社デンソー | 半導体装置 |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB0403934D0 (en) | 2004-02-21 | 2004-03-24 | Koninkl Philips Electronics Nv | Trench-gate semiconductor devices and the manufacture thereof |
| CN100502041C (zh) * | 2005-04-28 | 2009-06-17 | 恩益禧电子股份有限公司 | 半导体器件 |
| JP5196980B2 (ja) * | 2007-12-10 | 2013-05-15 | 株式会社東芝 | 半導体装置 |
| EP2091083A3 (en) | 2008-02-13 | 2009-10-14 | Denso Corporation | Silicon carbide semiconductor device including a deep layer |
| JP5531787B2 (ja) | 2010-05-31 | 2014-06-25 | 株式会社デンソー | 炭化珪素半導体装置およびその製造方法 |
| JP6283468B2 (ja) | 2013-03-01 | 2018-02-21 | 株式会社豊田中央研究所 | 逆導通igbt |
| JP2014236171A (ja) | 2013-06-05 | 2014-12-15 | ローム株式会社 | 半導体装置およびその製造方法 |
| JP2015195262A (ja) | 2014-03-31 | 2015-11-05 | マイクロン テクノロジー, インク. | 半導体装置及びその製造方法 |
| JP6255111B2 (ja) * | 2014-09-17 | 2017-12-27 | 株式会社日立製作所 | 半導体装置、インバータモジュール、インバータ、鉄道車両、および半導体装置の製造方法 |
| CN105977302A (zh) * | 2016-07-06 | 2016-09-28 | 电子科技大学 | 一种具有埋层结构的槽栅型mos |
| JP2019087611A (ja) | 2017-11-06 | 2019-06-06 | トヨタ自動車株式会社 | スイッチング素子とその製造方法 |
| JP7052330B2 (ja) * | 2017-12-13 | 2022-04-12 | 富士電機株式会社 | 絶縁ゲート型半導体装置及びその製造方法 |
| JP7542936B2 (ja) * | 2019-03-22 | 2024-09-02 | 富士電機株式会社 | 絶縁ゲート型半導体装置 |
| JP7367341B2 (ja) * | 2019-05-23 | 2023-10-24 | 富士電機株式会社 | 半導体装置及び半導体装置の製造方法 |
| JP7516736B2 (ja) * | 2019-10-18 | 2024-07-17 | 富士電機株式会社 | 半導体装置 |
| JP7622449B2 (ja) * | 2021-01-22 | 2025-01-28 | 富士電機株式会社 | 半導体装置 |
-
2021
- 2021-06-11 JP JP2021098031A patent/JP7615904B2/ja active Active
-
2022
- 2022-01-18 WO PCT/JP2022/001571 patent/WO2022259593A1/ja not_active Ceased
- 2022-01-18 CN CN202280032568.4A patent/CN117242582A/zh active Pending
-
2023
- 2023-09-06 US US18/461,679 patent/US12557350B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| US12557350B2 (en) | 2026-02-17 |
| JP7615904B2 (ja) | 2025-01-17 |
| JP2022189453A (ja) | 2022-12-22 |
| US20230411449A1 (en) | 2023-12-21 |
| WO2022259593A1 (ja) | 2022-12-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101864889B1 (ko) | 수평형 디모스 트랜지스터 및 그 제조방법 | |
| KR101764618B1 (ko) | 반도체장치 및 그 제조방법 | |
| US20180097094A1 (en) | Semiconductor device | |
| US20150236119A1 (en) | Silicon-carbide semiconductor device and manufacturing method thereof | |
| JP7090073B2 (ja) | 半導体装置 | |
| JP2019087611A (ja) | スイッチング素子とその製造方法 | |
| CN116918072A (zh) | 场效应晶体管及其制造方法 | |
| JP2010251571A (ja) | 半導体装置 | |
| CN115706166B (zh) | 场效应晶体管及其制造方法 | |
| JP7165778B2 (ja) | 半導体装置 | |
| CN101964343A (zh) | 半导体装置 | |
| EP4510194A1 (en) | Semiconductor device and method for producing same | |
| US10374081B2 (en) | Semiconductor switching element | |
| JP2017191817A (ja) | スイッチング素子の製造方法 | |
| TW201601310A (zh) | 半導體裝置 | |
| CN116964753A (zh) | 场效应晶体管 | |
| US10367091B2 (en) | Semiconductor switching element | |
| US20230411511A1 (en) | Power semiconductor device with dual shield structure in silicon carbide and manufacturing method thereof | |
| US12557350B2 (en) | Field-effect transistor and method for manufacturing same | |
| US20240321951A1 (en) | Field effect transistor | |
| CN117581382A (zh) | 半导体装置和半导体装置的制造方法 | |
| KR102608092B1 (ko) | 절연게이트 양극성 트랜지스터 및 제조방법 | |
| CN116982159A (zh) | 场效应晶体管 | |
| US20240304665A1 (en) | Switching device and method for manufacturing the same | |
| CN120302682A (zh) | 场效应晶体管及其制造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |