CN112352311A - 带有芯片内散热器的集成电路 - Google Patents

带有芯片内散热器的集成电路 Download PDF

Info

Publication number
CN112352311A
CN112352311A CN201980043828.6A CN201980043828A CN112352311A CN 112352311 A CN112352311 A CN 112352311A CN 201980043828 A CN201980043828 A CN 201980043828A CN 112352311 A CN112352311 A CN 112352311A
Authority
CN
China
Prior art keywords
die
integrated circuit
heat spreader
chip
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201980043828.6A
Other languages
English (en)
Chinese (zh)
Inventor
H·T·潘
J·章
N·庄
H·刘
G·里法伊·艾哈迈德
S·瑞玛林嘉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xilinx Inc
Original Assignee
Xilinx Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xilinx Inc filed Critical Xilinx Inc
Publication of CN112352311A publication Critical patent/CN112352311A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W40/00Arrangements for thermal protection or thermal control
    • H10W40/20Arrangements for cooling
    • H10W40/22Arrangements for cooling characterised by their shape, e.g. having conical or cylindrical projections
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/20Interconnections within wafers or substrates, e.g. through-silicon vias [TSV]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/40Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/42Vias, e.g. via plugs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/40Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/43Layouts of interconnections
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/63Vias, e.g. via plugs
    • H10W70/635Through-vias
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/20Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/90Bond pads, in general
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W40/00Arrangements for thermal protection or thermal control
    • H10W40/20Arrangements for cooling
    • H10W40/22Arrangements for cooling characterised by their shape, e.g. having conical or cylindrical projections
    • H10W40/226Arrangements for cooling characterised by their shape, e.g. having conical or cylindrical projections characterised by projecting parts, e.g. fins to increase surface area
    • H10W40/228Arrangements for cooling characterised by their shape, e.g. having conical or cylindrical projections characterised by projecting parts, e.g. fins to increase surface area the projecting parts being wire-shaped or pin-shaped
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/072Connecting or disconnecting of bump connectors
    • H10W72/07251Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
    • H10W72/07254Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting changes in dispositions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/20Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/241Dispositions, e.g. layouts
    • H10W72/247Dispositions of multiple bumps
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/20Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/261Functions other than electrical connecting
    • H10W72/265Providing thermal transfer, e.g. thermal bumps
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/20Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/261Functions other than electrical connecting
    • H10W72/267Multiple bump connectors having different functions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/30Die-attach connectors
    • H10W72/321Structures or relative sizes of die-attach connectors
    • H10W72/325Die-attach connectors having a filler embedded in a matrix
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/30Die-attach connectors
    • H10W72/351Materials of die-attach connectors
    • H10W72/352Materials of die-attach connectors comprising metals or metalloids, e.g. solders
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/30Die-attach connectors
    • H10W72/351Materials of die-attach connectors
    • H10W72/353Materials of die-attach connectors not comprising solid metals or solid metalloids, e.g. ceramics
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/851Dispositions of multiple connectors or interconnections
    • H10W72/874On different surfaces
    • H10W72/877Bump connectors and die-attach connectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/90Bond pads, in general
    • H10W72/961Functions of bonds pads
    • H10W72/965Providing thermal transfer
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/90Bond pads, in general
    • H10W72/961Functions of bonds pads
    • H10W72/967Multiple bond pads having different functions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/20Configurations of stacked chips
    • H10W90/288Configurations of stacked chips characterised by arrangements for thermal management of the stacked chips
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/20Configurations of stacked chips
    • H10W90/291Configurations of stacked chips characterised by containers, encapsulations, or other housings for the stacked chips
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/722Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between stacked chips
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/736Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink

Landscapes

  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Wire Bonding (AREA)
  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
CN201980043828.6A 2018-06-29 2019-06-28 带有芯片内散热器的集成电路 Pending CN112352311A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US16/024,670 2018-06-29
US16/024,670 US10629512B2 (en) 2018-06-29 2018-06-29 Integrated circuit die with in-chip heat sink
PCT/US2019/039894 WO2020006459A1 (en) 2018-06-29 2019-06-28 Integrated circuit die with in-chip heat sink

Publications (1)

Publication Number Publication Date
CN112352311A true CN112352311A (zh) 2021-02-09

Family

ID=67441623

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201980043828.6A Pending CN112352311A (zh) 2018-06-29 2019-06-28 带有芯片内散热器的集成电路

Country Status (6)

Country Link
US (1) US10629512B2 (https=)
EP (1) EP3815135B1 (https=)
JP (1) JP7665338B2 (https=)
KR (1) KR102683078B1 (https=)
CN (1) CN112352311A (https=)
WO (1) WO2020006459A1 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115881659A (zh) * 2022-12-07 2023-03-31 成都海光微电子技术有限公司 一种芯片

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11133263B2 (en) 2019-09-17 2021-09-28 Intel Corporation High-density interconnects for integrated circuit packages
US11460499B2 (en) * 2019-09-17 2022-10-04 Intel Corporation Dual sided thermal management solutions for integrated circuit packages
US11488887B1 (en) 2020-03-05 2022-11-01 Xilinx, Inc. Thermal enablement of dies with impurity gettering
US11769752B2 (en) 2020-07-24 2023-09-26 Micron Technology, Inc. Stacked semiconductor die assemblies with substrate heat sinks and associated systems and methods
CN116420229A (zh) * 2021-02-19 2023-07-11 华为数字能源技术有限公司 封装结构、动力电气控制系统及制造方法
US11246211B1 (en) 2021-03-01 2022-02-08 Xilinx, Inc. Micro device with through PCB cooling
US12154838B2 (en) * 2021-08-27 2024-11-26 Taiwan Semiconductor Manufacturing Company Limited Semiconductor arrangement and method of forming
US12355024B2 (en) 2021-11-17 2025-07-08 Taiwan Semiconductor Manufacturing Co., Ltd. Heterogenous integration scheme for III-V/Si and Si CMOS integrated circuits
US12315781B2 (en) 2021-12-28 2025-05-27 Xilinx, Inc. Heat spreader for a semiconductor package
US20250118706A1 (en) * 2023-10-05 2025-04-10 Advanced Micro Devices, Inc. Chip package with a thermal carrier

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5710459A (en) * 1995-05-12 1998-01-20 Industrial Technology Research Institute Integrated circuit package provided with multiple heat-conducting paths for enhancing heat dissipation and wrapping around cap for improving integrity and reliability
CN1790701A (zh) * 2004-11-12 2006-06-21 株式会社东芝 半导体装置
US20140131860A1 (en) * 2012-11-13 2014-05-15 Fujitsu Semiconductor Limited Semiconductor device, semiconductor integrated circuit device, and electronic device
US20150255429A1 (en) * 2014-03-07 2015-09-10 Invensas Corporation Thermal Vias Disposed in a Substrate Proximate to a Well Thereof
CN108231711A (zh) * 2016-12-15 2018-06-29 三星电子株式会社 半导体存储器件以及具有其的芯片堆叠封装

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09213696A (ja) * 1996-02-02 1997-08-15 Hitachi Ltd 半導体装置
US6433360B1 (en) 1999-01-15 2002-08-13 Xilinx, Inc. Structure and method of testing failed or returned die to determine failure location and type
US6849940B1 (en) 2000-11-20 2005-02-01 Ati Technologies, Inc. Integrated circuit package for the transfer of heat generated by the inte circuit and method of fabricating same
US20030038344A1 (en) * 2001-08-24 2003-02-27 Mcnc Through-via vertical interconnects, through-via heat sinks and associated fabrication methods
US6822325B2 (en) 2002-08-01 2004-11-23 Altera Corporation Isolating temperature sensitive components from heat sources in integrated circuits
JP3976089B2 (ja) * 2002-08-09 2007-09-12 株式会社リコー 半導体集積回路装置及びその製造方法
JP4688526B2 (ja) * 2005-03-03 2011-05-25 Okiセミコンダクタ株式会社 半導体装置及びその製造方法
FR2901407A1 (fr) 2006-05-18 2007-11-23 Commissariat Energie Atomique Circuit integre sur substrat du type semiconducteur sur isolant, a evacuation laterale de la chaleur
US9013035B2 (en) 2006-06-20 2015-04-21 Broadcom Corporation Thermal improvement for hotspots on dies in integrated circuit packages
KR100874910B1 (ko) * 2006-10-30 2008-12-19 삼성전자주식회사 수직형 열방출 통로를 갖는 적층형 반도체 패키지 및 그제조방법
US20080169556A1 (en) * 2007-01-16 2008-07-17 Xin Tec Inc. Chip package module heat sink
KR101361828B1 (ko) * 2007-09-03 2014-02-12 삼성전자주식회사 반도체 디바이스, 반도체 패키지, 스택 모듈, 카드, 시스템및 반도체 디바이스의 제조 방법
US8021907B2 (en) 2008-06-09 2011-09-20 Stats Chippac, Ltd. Method and apparatus for thermally enhanced semiconductor package
KR20120053332A (ko) * 2010-11-17 2012-05-25 삼성전자주식회사 반도체 패키지 및 이의 제조 방법
JP5849478B2 (ja) * 2011-07-11 2016-01-27 富士通セミコンダクター株式会社 半導体装置および試験方法
US9082633B2 (en) 2011-10-13 2015-07-14 Xilinx, Inc. Multi-die integrated circuit structure with heat sink
US10164681B2 (en) 2016-06-06 2018-12-25 Skyworks Solutions, Inc. Isolating noise sources and coupling fields in RF chips

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5710459A (en) * 1995-05-12 1998-01-20 Industrial Technology Research Institute Integrated circuit package provided with multiple heat-conducting paths for enhancing heat dissipation and wrapping around cap for improving integrity and reliability
CN1790701A (zh) * 2004-11-12 2006-06-21 株式会社东芝 半导体装置
US20140131860A1 (en) * 2012-11-13 2014-05-15 Fujitsu Semiconductor Limited Semiconductor device, semiconductor integrated circuit device, and electronic device
US20150255429A1 (en) * 2014-03-07 2015-09-10 Invensas Corporation Thermal Vias Disposed in a Substrate Proximate to a Well Thereof
CN108231711A (zh) * 2016-12-15 2018-06-29 三星电子株式会社 半导体存储器件以及具有其的芯片堆叠封装

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115881659A (zh) * 2022-12-07 2023-03-31 成都海光微电子技术有限公司 一种芯片

Also Published As

Publication number Publication date
JP2021530103A (ja) 2021-11-04
WO2020006459A1 (en) 2020-01-02
EP3815135A1 (en) 2021-05-05
EP3815135B1 (en) 2025-10-29
US10629512B2 (en) 2020-04-21
US20200006186A1 (en) 2020-01-02
KR102683078B1 (ko) 2024-07-08
KR20210024129A (ko) 2021-03-04
JP7665338B2 (ja) 2025-04-21

Similar Documents

Publication Publication Date Title
JP7665338B2 (ja) インチップヒートシンクを有する集積回路ダイ
CN210668339U (zh) 电子器件装置
TWI816919B (zh) 具有散熱結構的堆疊式半導體封裝件
KR101661041B1 (ko) 열적 관리가 강화된 반도체 다이 어셈블리, 그것을 포함하는 반도체 디바이스 및 관련 방법
CN215299234U (zh) 芯片封装组件
CN102347316B (zh) 三维集成电路结构
US6243269B1 (en) Centralized cooling interconnect for electronic packages
CN104882422A (zh) 堆叠封装结构
TW201834169A (zh) 封裝結構、在封裝中傳遞熱量的方法及積體電路晶片
KR20180069636A (ko) 반도체 메모리 소자 및 이를 구비하는 칩 적층 패키지
CN105431938A (zh) 改善散热特性的半导体装置
CN117855183A (zh) 半导体封装
CN100550360C (zh) 具有底部散热的设备和系统及其制造方法
WO2012058074A2 (en) Thermal isolation in 3d chip stacks using gap structures and contactless communications
CN110277361A (zh) 热辐射装置、包括其的半导体封装件和半导体装置
US20050184370A1 (en) Embedded heat spreader for folded stacked chip-scale package
TWI903759B (zh) 積體電路系統和其製造的方法
US7898078B1 (en) Power connector/decoupler integrated in a heat sink
US12414226B2 (en) Electronic device with below PCB thermal management
KR20250012346A (ko) 반도체 패키지
CN108496248A (zh) 具有改进的热阻的电子芯片器件和相关制造工艺
US7031163B2 (en) Mechanical cooling fin for interconnects
CN119560462B (zh) 封装结构及其制造方法
KR20260023921A (ko) 반도체 패키지
CN115249699A (zh) 半导体基板及封装结构

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination