CN107871787A - 一种制造沟槽mosfet的方法 - Google Patents

一种制造沟槽mosfet的方法 Download PDF

Info

Publication number
CN107871787A
CN107871787A CN201710942472.2A CN201710942472A CN107871787A CN 107871787 A CN107871787 A CN 107871787A CN 201710942472 A CN201710942472 A CN 201710942472A CN 107871787 A CN107871787 A CN 107871787A
Authority
CN
China
Prior art keywords
groove
insulating barrier
layer
polysilicon layer
doping type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201710942472.2A
Other languages
English (en)
Other versions
CN107871787B (zh
Inventor
蔡金勇
廖忠平
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou Xinmai Semiconductor Technology Co ltd
Original Assignee
Hangzhou Silergy Semiconductor Technology Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Silergy Semiconductor Technology Ltd filed Critical Hangzhou Silergy Semiconductor Technology Ltd
Priority to CN201710942472.2A priority Critical patent/CN107871787B/zh
Publication of CN107871787A publication Critical patent/CN107871787A/zh
Priority to US16/149,255 priority patent/US10686058B2/en
Application granted granted Critical
Publication of CN107871787B publication Critical patent/CN107871787B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0332—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their composition, e.g. multilayer masks, materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
    • H01L21/28525—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System the conductive layers comprising semiconducting material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31144—Etching the insulating layers by chemical or physical means using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/32055—Deposition of semiconductive layers, e.g. poly - or amorphous silicon layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843—Source or drain regions of field-effect devices
    • H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
    • H01L29/0856—Source regions
    • H01L29/0865—Disposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402—Field plates
    • H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41741—Source or drain electrodes for field effect devices for vertical or pseudo-vertical devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356—Disposition, e.g. buried gate electrode
    • H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66553—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using inside spacers, permanent or not
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66666—Vertical transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7827—Vertical transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/02255—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by thermal treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/32115—Planarisation
    • H01L21/3212—Planarisation by chemical mechanical polishing [CMP]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
    • H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen

Abstract

公开了一种制造沟槽MOSFET的方法。包括：在半导体衬底上形成外延半导体层；在外延半导体层中形成从第一表面延伸至其内部的沟槽；在沟槽的下部形成第一绝缘层和屏蔽导体；形成体区、源区以及漏极电极，其中，在形成第二绝缘层的步骤中，采用至少部分地填充所述沟槽的上部的硬掩模对第二绝缘层进行图案化。形成第二绝缘层的步骤包括：在沟槽的上部形成共形的第二绝缘层，第二绝缘层覆盖沟槽的上部侧壁和屏蔽导体的顶部；在沟槽的上部填充多晶硅层；采用多晶硅层作为硬掩模，刻蚀去除第二绝缘层位于沟槽的上部侧壁上的部分；以及去除所述多晶硅层。本发明简化现有技术中形成沟槽MOSFET的工艺步骤，从而降低生产成本。

Description

一种制造沟槽MOSFET的方法
技术领域
本发明涉及半导体技术，更具体地，涉及一种制造沟槽MOSFET的方法。
背景技术
金属氧化物半导体场效应晶体管(MOSFET)作为功率半导体器件已经得到了广泛的应用，例如在功率变换器中作为开关。
其中，屏蔽栅极沟槽MOSFET相对于传统的MOSFET的优势在于，屏蔽电极减小了栅极-漏极电容，并提高了晶体管的截止电压。栅极电极和屏蔽电极通过介电层而彼此绝缘，该介电层还称作极间电介质或IED。IED必须具有足够的质量和厚度来支持可能存在于屏蔽电极和栅极电极之前的电势差。此外，屏蔽电极和IED层之间的接口处和IED层中的接口阱电荷和介电阱电荷与用于形成IED层的方法主要相关。
现有技术中，确保足够强度和足够可靠的高质量IED以提供需要的电学特性，在形成栅极电极和屏蔽电极之间的IED层时，一般采用沉淀高密度等离子体氧化膜等方式。沉淀等离子氧化膜的方式工艺繁琐，操作复杂，并且生产成本高。因此，需要一种用于形成屏蔽栅极沟槽MOSFET的方法来满足对高质量IED的需求，在降低生产成本的前提下，确保屏蔽栅极沟槽MOSFET的性能。
发明内容
有鉴于此，本发明的目的在于提供一种制造沟槽MOSFET的方法，简化现有技术中形成沟槽MOSFET的工艺步骤，从而降低生产成本。
根据本发明提供一种制造沟槽MOSFET的方法，包括：在半导体衬底上形成具有第一掺杂类型的外延半导体层；在所述外延半导体层中形成从第一表面延伸至其内部的沟槽；在所述沟槽的下部形成第一绝缘层和屏蔽导体，所述第一绝缘层位于所述沟槽的下部侧壁和底部，且将所述屏蔽导体与所述外延半导体层隔开；在所述屏蔽导体的顶部形成第二绝缘层；形成体区、源区以及漏极电极；其中，在形成第二绝缘层的步骤中，采用至少部分地填充所述沟槽的上部的硬掩模对所述第二绝缘层进行图案化。
优选地，其中，所述形成第二绝缘层的步骤包括：在所述沟槽的上部形成共形的第二绝缘层，所述第二绝缘层覆盖所述沟槽的上部侧壁和所述屏蔽导体的顶部；在所述沟槽的上部填充多晶硅层；采用所述多晶硅层作为所述硬掩模，刻蚀去除所述第二绝缘层位于所述沟槽的上部侧壁上的部分；以及去除所述多晶硅层。
优选地，其中，所述填充多晶硅层的步骤包括：沉积多晶硅层，所述多晶硅层包括位于所述沟槽内的第一部分和位于所述第一表面上的第二部分；采用回刻蚀去除所述多晶硅层的第二部分，以暴露所述第二绝缘层的顶端。
优选地，其中，还包括进一步回刻蚀去除所述多晶硅层的第一部分中至少一部分。
优选地，其中，所述回刻蚀为干法刻蚀。
优选地，其中，所述第一绝缘层为采用热氧化或低压化学气相沉积形成的氧化层。
优选地，其中，所述第二绝缘层为采用低压化学气相沉积或等离子体增强化学气相沉积形成的氧化层。
优选地，其中，所述栅介质层为采用热氧化形成的氧化层。
优选地，其中，所述屏蔽导体和所述栅极导体分别为采用低压化学气相沉积形成的多晶硅层。
优选地，所述体区在所述外延半导体层邻近所述沟槽的上部区域中形成，为第二掺杂类型，其中所述第二掺杂类型与所述第一掺杂类型相反；所述源区在所述体区中形成，为所述第一掺杂类型；所述漏极电极在所述半导体衬底的第二表面形成，所述第二表面与所述第一表面彼此相对。
优选地，在形成所述源区之后，还包括：在所述源区上方形成层间介质层；在层间介质层上方形成源极电极。
优选地，还包括：在所述体区中形成所述第二掺杂类型的体接触区；穿透所述层间介质层以及源区到达所述体接触区的导电通道，所述源极电极经由所述导电通道连接至所述体接触区。
优选地，其中，所述第一掺杂类型为N型和P型之一，所述第二掺杂类型为N型和P型中另一个。
根据本发明的实施例的制造沟槽MOSFET的方法在形成第二绝缘层时，首先在沟槽的上部形成共形的第二绝缘层，第二绝缘层覆盖沟槽的上部侧壁和屏蔽导体的顶部；其次在沟槽的上部填充多晶硅层；然后采用多晶硅层作为硬掩模，刻蚀去除第二绝缘层位于沟槽的上部侧壁上的部分；最后，去除多晶硅层。同时该方法的工艺步骤简单，不仅能够提高生产效率，而且能够大大减少制作成本。此外，该方法形成的第二绝缘层的厚度具有均一性和稳定性等优点，从而有足够的质量和厚度来支持可能存在于屏蔽导体和栅极代替之前的电势差。
附图说明
通过以下参照附图对本发明实施例的描述，本发明的上述以及其他目的、特征和优点将更为清楚，在附图中：
图1示出根据本发明的实施例的沟槽MOSFET的截面图；以及
图2a至图2k示出根据本发明的实施例的制造沟槽MOSFET的方法的各个阶段的截面图。
具体实施方式
以下将参照附图更详细地描述本发明。在各个附图中，相同的元件采用类似的附图标记来表示。为了清楚起见，附图中的各个部分没有按比例绘制。此外，可能未示出某些公知的部分。为了简明起见，可以在一幅图中描述经过数个步骤后获得的半导体结构。
应当理解，在描述器件的结构时，当将一层、一个区域称为位于另一层、另一个区域“上面”或“上方”时，可以指直接位于另一层、另一个区域上面，或者在其与另一层、另一个区域之间还包含其它的层或区域。并且，如果将器件翻转，该一层、一个区域将位于另一层、另一个区域“下面”或“下方”。
如果为了描述直接位于另一层、另一个区域上面的情形，本文将采用“A直接在B上面”或“A在B上面并与之邻接”的表述方式。在本申请中，“A直接位于B中”表示A位于B中，并且A与B直接邻接，而非A位于B中形成的掺杂区中。
在本申请中，术语“半导体结构”指在制造半导体器件的各个步骤中形成的整个半导体结构的统称，包括已经形成的所有层或区域。术语“横向延伸”是指沿着大致垂直于沟槽深度方向的方向延伸。
在下文中描述了本发明的许多特定的细节，例如器件的结构、材料、尺寸、处理工艺和技术，以便更清楚地理解本发明。但正如本领域的技术人员能够理解的那样，可以不按照这些特定的细节来实现本发明。
除非在下文中特别指出，半导体器件的各个部分可以由本领域的技术人员公知的材料构成。半导体材料例如包括III-V族半导体，如GaAs、InP、GaN、SiC，以及IV族半导体，如Si、Ge。栅极导体可以由能够导电的各种材料形成，例如金属层、掺杂多晶硅层、或包括金属层和掺杂多晶硅层的叠层栅极导体或者是其他导电材料，例如为TaC、TiN、TaSiN、HfSiN、TiSiN、TiCN、TaAlC、TiAlN、TaN、PtSix、Ni3Si、Pt、Ru、W、和所述各种导电材料的组合。栅极电介质可以由SiO2或介电常数大于SiO2的材料构成，例如包括氧化物、氮化物、氧氮化物、硅酸盐、铝酸盐、钛酸盐。并且，栅极电介质不仅可以由本领域的技术人员公知的材料形成，也可以采用将来开发的用于栅极电介质的材料。
本发明可以各种形式呈现，以下将描述其中一些示例。
图1示出根据本发明的实施例的沟槽MOSFET的截面图。
半导体衬底121例如由硅组成，并且是第一掺杂类型的。第一掺杂类型是N型和P型中的一种，第二掺杂类型是N型和P型中的另一种。为了形成N型外延半导体层或区域，可以在外延半导体层和区域中注入N型掺杂剂(例如P、As)。为了形成P型外延半导体层或区域，可以在外延半导体层和区域中掺入P型掺杂剂(例如B)。在一个示例中，半导体衬底121是N型掺杂。
第一掺杂类型的外延半导体层101位于半导体衬底121与漏极电极122相对的表面上(即，半导体衬底121的第一表面上)。外延半导体层101例如由硅组成。外延半导体层101相对于半导体衬底121是轻掺杂层。通过减薄技术减薄半导体衬底的第二表面，并在所述第二表面上形成漏极电极122。
沟槽从外延半导体层101的第一表面延伸进入其内部，沟槽终止于外延半导体层101中。在沟槽内形成第一绝缘层102和屏蔽导体104，第一绝缘层102位于沟槽的下部侧壁和底部，并且，第一绝缘层102将屏蔽导体104与外延半导体层101隔开。在屏蔽导体104的顶部形成第二绝缘层105。在沟槽的上部形成栅介质层108和栅极导体109，栅介质层108位于沟槽的上部侧壁，且将栅极导体109与外延半导体层101隔开。所述第二绝缘层105将屏蔽导体104以及栅极导体109隔开，同时也将第一绝缘层102和栅介质层108隔开。其中，第一绝缘层102以及第二绝缘层105可以由氧化物或者氮化物组成，例如，氧化硅或者氮化硅；屏蔽导体104和栅极导体109可以由掺杂多晶硅组成。
在外延半导体层101邻近沟槽的上部区域中形成第二掺杂类型的体区111；在体区111中形成第一掺杂类型的源区113；以及在体区111中形成第二掺杂类型的体接触区112。其中第二掺杂类型与第一掺杂类型相反，所述第一掺杂类型为N型和P型之一，所述第二掺杂类型为N型和P型中的另一个。在形成源区113之后，在源区113和栅极导体109上方形成层间介质层114，同时在紧邻源区113处形成穿透层间介质层114以及源区113到达体接触区112的导电通道115，在层间介质层114上方形成源极电极116，源极电极经由导电通道115连接至体接触区112。其中，层间介质层114可以是具有一定厚度的氧化物层，例如，氧化硅。
图2a至图2k描述根据本发明的制造沟槽MOSFET的方法的各个阶段。
如图2a所示，在半导体衬底121上形成外延半导体层101；在外延半导体层101上形成氧化物层。然后，在氧化物层上形成光致抗蚀剂层，然后进行刻蚀。该刻蚀可以采用干法刻蚀，例如离子铣刻蚀、等离子刻蚀、反应离子刻蚀、激光烧蚀，或者通过使用刻蚀溶液的选择型的湿法刻蚀，从光致抗蚀剂掩膜中的开口向下刻蚀，在氧化物层中形成开口，从而将氧化物层图案化成硬掩膜。由于刻蚀的选择，该刻蚀可以停止在外延半导体层101的表面。在形成硬掩膜之后，通过在溶剂中的溶解或灰化去除光致抗蚀剂层。
采用硬掩膜，通过上述已知的刻蚀工艺，进一步刻蚀外延半导体层101，进一步在外延半导体层101中形成沟槽。该沟槽从外延半导体层101的第一表面延伸进入外延半导体层101中。例如控制刻蚀的时间，可以控制沟槽的深度。在图2a所示中，沟槽终止于外延半导体层101中。在形成沟槽之后，可以通过选择性的刻蚀剂，相对于外延半导体层去除硬掩膜。
随后，在图2b所示中，通过热氧化的方式，在沟槽的内部以及外延半导体层101的第一表面形成第一绝缘层102；通过低压化学气相沉积的方式，在沟槽的内部以及外延半导体层101的第一表面形成屏蔽导体104。第一绝缘层102将屏蔽导体104与外延半导体层101隔开，第一绝缘层102和屏蔽导体104延伸分别至外延半导体层101第一表面。第一绝缘层102可以由氧化物或者氮化物组成，例如，氧化硅或者氮化硅；屏蔽导体104可以由掺杂多晶硅组成。
随后，在图2c所示中，首先对屏蔽导体104进行化学机械研磨。然后采用相对于第一绝缘层102选择性的回刻蚀屏蔽导体104，使得外延半导体层101上表面以及沟槽上部的屏蔽导体104去除。该回刻蚀可采用干法刻蚀。
随后，在图2d所示中，采用上述已知的刻蚀工艺，相对于外延半导体层101选择性的刻蚀第一绝缘层102，去除位于外延半导体层101上表面以及沟槽上部的第一绝缘层102，使得第一绝缘层102位于沟槽侧壁与屏蔽导体104之间，并且第一绝缘层102未覆盖屏蔽导体104顶部，例如，第一绝缘层102的表面低于屏蔽导体104的表面。该刻蚀工艺可以是湿法刻蚀，主要在较为平整的膜面上刻出绒面，从而增加光程，减少光的反射，湿法刻蚀可用稀释的盐酸等。
随后，在图2e所示中，通过低压化学气相沉积方式或者等离子体增强化学气相沉积方法，在屏蔽导体104和第一绝缘层102的顶部形成共形的第二绝缘层105。第二绝缘层105覆盖屏蔽导体104和第一绝缘层102的顶部，并且位于沟槽上部侧壁以及外延半导体层101的上表面。第二绝缘105可以由氧化物或者氮化物组成，例如，氧化硅或者氮化硅。
随后，在图2f所示中，采用低压化学气相沉积方式，在覆盖有第二绝缘层105的沟槽中填充多晶硅，形成多晶硅层106，多晶硅层106包括位于沟槽的第一部分和位于第一表面上的第二部分。
随后，在图2g所示中，采用回刻蚀或化学机械平面化去除多晶硅层106的第二部分，使得第二绝缘层105的顶端暴露。进一步地，采用回刻蚀去除多晶硅层106的位于沟槽上部的至少一部分，使得位于沟槽上部的侧壁的部分第二绝缘层105暴露。所述回刻蚀可以是干法刻蚀。干法刻蚀是用等离子体进行薄膜刻蚀的技术。当气体以等离子体形式存在时，它具备两个特点：一方面等离子体中的这些气体化学活性比常态下时要强很多，根据被刻蚀材料的不同，选择合适的气体，就可以更快地与材料进行反应，实现刻蚀去除的目的；另一方面，还可以利用电场对等离子体进行引导和加速，使其具备一定能量，当其轰击被刻蚀物的表面时，会将被刻蚀物材料的原子击出，从而达到利用物理上的能量转移来实现刻蚀的目的。因此，干法刻蚀是晶圆片表面物理和化学两种过程平衡的结果。
随后，在图2h所示中，位于沟槽上部的多晶硅层106作为硬掩膜，通过上述已知的刻蚀工艺，去除第二绝缘层105位于沟槽上部侧壁上的部分，使得屏蔽导体104以及多晶硅层106之间的第二绝缘层105得以保留。
随后，在图2i所示中，采用回刻蚀去除位于沟槽内部的多晶硅层106，使得第二绝缘层105的上端全部暴露。所述回刻蚀可以是干法刻蚀。
随后，在图2j所示中，采用热氧化技术，形成位于沟槽上部的侧壁的氧化层，为栅极介质层108，使得沟槽侧壁被所形成的栅极介质层108覆盖。其中热氧化技术一般为硅与含有氧化物质的气体，例如水汽和氧气在高温下进行化学反应，而在硅片表面产生一层致密的二氧化硅(SiO2)薄膜，是硅平面技术中一项重要的工艺。进一步地，采用低压化学气相沉积的方式，在覆盖有栅极介质层108的沟槽中填充多晶硅，形成栅极导体109，栅极导体109包括位于沟槽的第一部分和位于第一表面上的第二部分。
随后，在图2k所示中，采用回刻蚀或化学机械平面化，去除栅极导体109位于外延半导体层101上表面的第一部分，使得栅极导体109的上端终止于沟槽的开口处。可选择地，采用相对于外延半导体层101选择性去除形成栅极导体109的导体层，回刻蚀该导体层，使得在沟槽中的栅极导体109位于外延半导体层上表面处。被保留第二绝缘层105使得屏蔽导体104以及栅极导体109彼此绝缘，并且被保留第二绝缘层105具有一定的质量和厚度支持可能存在于屏蔽导体104以及栅极导体109之间的电势差。
随后，在图1所示中，采用常规的体注入和驱入技术，进行第一次离子注入，形成在外延半导体层101邻近沟槽的上部区域中的第二掺杂类型的体区111。进一步地，进行第二次离子注入，在体区111中形成第一掺杂类型的源区113。第二类掺杂类型的体区111与第一类掺杂类型的外延半导体层101类型相反。通过控制离子注入的参数，例如注入能量和剂量，可以达到所需要的深度和获得所需的掺杂浓度。采用附加的光致抗蚀剂掩模，可以控制体区111和源区113的横向延伸区域。优选地，体区111和源区113分别与沟槽相邻接，由栅极介质108与栅极导体109之间隔开。
随后，通过上述已知的沉积工艺，形成位于源区113上方的层间介质层114，并且如果需要，进一步进行化学机械平面化，以获得平整的表面。层间介质层114覆盖源区113和栅极导体109的顶部表面。通过上述已知的刻蚀工艺及离子注入工艺，在体区111中形成第二掺杂类型的体接触区112，通过上述已知的刻蚀工艺，形成穿透层间介质层114以及源区113到达体接触区112的导电通道115，以及在层间介质层114上方形成源极电极116，源极电极116经由导电通道115连接至体接触区112。
随后，通过上述已知的沉积工艺，在通过减薄技术减薄的半导体衬底121的第二表面上形成漏极电极122。
上述实施例中，导电通道115、源极电极116、栅极导体109、屏蔽导体104、以及漏极电极122可以分别由导电材料形成，包括诸如铝合金或铜之类的金属材料。
根据本发明的实施例的制造沟槽MOSFET的方法在形成第二绝缘层105的步骤中，采用至少部分地填充沟槽的上部的硬掩模对第二绝缘层105进行图案化：首先在沟槽的上部形成共形的第二绝缘层105，第二绝缘层105覆盖沟槽的上部侧壁和屏蔽导体104的顶部；其次在沟槽的上部填充多晶硅层106；然后采用多晶硅层106作为硬掩模，刻蚀去除第二绝缘层105位于沟槽的上部侧壁上的部分；最后，去除多晶硅层。该方法的工艺步骤简单，不仅能够提高生产效率，提高产品良率，而且能够大大减少制作成本。此外，该方法形成的第二绝缘层的厚度具有均一性和稳定性等优点，从而有足够的质量和厚度来支持可能存在于屏蔽导体和栅极代替之前的电势差。
应当说明的是，在本文中，诸如第一和第二等之类的关系术语仅仅用来将一个实体或者操作与另一个实体或操作区分开来，而不一定要求或者暗示这些实体或操作之间存在任何这种实际的关系或者顺序。而且，术语“包括”、“包含”或者其任何其他变体意在涵盖非排他性的包含，从而使得包括一系列要素的过程、方法、物品或者设备不仅包括那些要素，而且还包括没有明确列出的其他要素，或者是还包括为这种过程、方法、物品或者设备所固有的要素。在没有更多限制的情况下，由语句“包括一个……”限定的要素，并不排除在包括所述要素的过程、方法、物品或者设备中还存在另外的相同要素。
依照本发明的实施例如上文所述，这些实施例并没有详尽叙述所有的细节，也不限制该发明仅为所述的具体实施例。显然，根据以上描述，可作很多的修改和变化。本说明书选取并具体描述这些实施例，是为了更好地解释本发明的原理和实际应用，从而使所属技术领域技术人员能很好地利用本发明以及在本发明基础上的修改使用。本发明仅受权利要求书及其全部范围和等效物的限制。

Claims (13)

1.一种制造沟槽MOSFET的方法，包括：
在半导体衬底上形成具有第一掺杂类型的外延半导体层；
在所述外延半导体层中形成从第一表面延伸至其内部的沟槽；
在所述沟槽的下部形成第一绝缘层和屏蔽导体，所述第一绝缘层位于所述沟槽的下部侧壁和底部，且将所述屏蔽导体与所述外延半导体层隔开；
在所述屏蔽导体的顶部形成第二绝缘层；
在所述沟槽的上部形成栅介质层和栅极导体，所述栅介质层位于所述沟槽的上部侧壁，且将所述栅极导体与所述外延半导体层隔开；
形成体区、源区以及漏极电极；
其中，在形成第二绝缘层的步骤中，采用至少部分地填充所述沟槽的上部的硬掩模对所述第二绝缘层进行图案化。
2.根据权利要求1所述的方法，其中，所述形成第二绝缘层的步骤包括：
在所述沟槽的上部形成共形的所述第二绝缘层，所述第二绝缘层覆盖所述沟槽的上部侧壁和所述屏蔽导体的顶部；
在所述沟槽的上部填充多晶硅层；
采用所述多晶硅层作为所述硬掩模，刻蚀去除所述第二绝缘层位于所述沟槽的上部侧壁上的部分；以及
去除所述多晶硅层。
3.根据权利要求2所述的方法，其中，所述填充多晶硅层的步骤包括：
沉积多晶硅层，所述多晶硅层包括位于所述沟槽内的第一部分和位于所述第一表面上的第二部分；
采用回刻蚀或化学机械平面化去除所述多晶硅层的第二部分，以暴露所述第二绝缘层的顶端。
4.根据权利要求3所述的方法，其中，还包括进一步回刻蚀去除所述多晶硅层的第一部分中至少一部分。
5.根据权利要求3所述的方法，其中，所述回刻蚀为干法刻蚀。
6.根据权利要求1所述的方法，其中，所述第一绝缘层为采用热氧化或低压化学气相沉积形成的氧化层。
7.根据权利要求1所述的方法，其中，所述第二绝缘层为采用低压化学气相沉积或等离子体增强化学气相沉积形成的氧化层。
8.根据权利要求1所述的方法，其中，所述栅介质层为采用热氧化形成的氧化层。
9.根据权利要求1所述的方法，其中，所述屏蔽导体和所述栅极导体分别为采用低压化学气相沉积形成的多晶硅层。
10.根据权利要求1所述的方法，其中
所述体区在所述外延半导体层邻近所述沟槽的上部区域中形成，为第二掺杂类型，其中所述第二掺杂类型与所述第一掺杂类型相反；
所述源区在所述体区中形成，为所述第一掺杂类型；
所述漏极电极在所述半导体衬底的第二表面形成，所述第二表面与所述第一表面彼此相对。
11.根据权利要求10所述的方法，在形成所述源区之后，还包括：
在所述源区上方形成层间介质层；
在层间介质层上方形成源极电极。
12.根据权利要求11所述的方法，还包括：
在所述体区中形成第二掺杂类型的体接触区；
穿透所述层间介质层以及源区到达所述体接触区的导电通道，所述源极电极经由所述导电通道连接至所述体接触区。
13.根据权利要求1至12中任一项所述的方法，其中，所述第一掺杂类型为N型和P型之一，所述第二掺杂类型为N型和P型中另一个。
CN201710942472.2A 2017-10-11 2017-10-11 一种制造沟槽mosfet的方法 Active CN107871787B (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201710942472.2A CN107871787B (zh) 2017-10-11 2017-10-11 一种制造沟槽mosfet的方法
US16/149,255 US10686058B2 (en) 2017-10-11 2018-10-02 Method for manufacturing trench MOSFET

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710942472.2A CN107871787B (zh) 2017-10-11 2017-10-11 一种制造沟槽mosfet的方法

Publications (2)

Publication Number Publication Date
CN107871787A true CN107871787A (zh) 2018-04-03
CN107871787B CN107871787B (zh) 2021-10-12

Family

ID=61753202

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710942472.2A Active CN107871787B (zh) 2017-10-11 2017-10-11 一种制造沟槽mosfet的方法

Country Status (2)

Country Link
US (1) US10686058B2 (zh)
CN (1) CN107871787B (zh)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110400841A (zh) * 2018-04-24 2019-11-01 世界先进积体电路股份有限公司 半导体装置及其制造方法
CN111261717A (zh) * 2020-01-19 2020-06-09 上海华虹宏力半导体制造有限公司 一种屏蔽栅功率mosfet结构及制作方法
CN111710608A (zh) * 2020-07-29 2020-09-25 矽力杰半导体技术(杭州)有限公司 沟槽mosfet及其制造方法
CN111834463A (zh) * 2019-12-30 2020-10-27 江苏长晶科技有限公司 屏蔽栅沟槽mosfet及其制备方法、电子设备
CN111863617A (zh) * 2019-04-24 2020-10-30 帅群微电子股份有限公司 沟槽式功率半导体组件及其制造方法
CN112838007A (zh) * 2020-12-31 2021-05-25 北京燕东微电子科技有限公司 一种沟槽栅功率器件及其制备方法
WO2021103274A1 (zh) * 2019-11-28 2021-06-03 华润微电子（重庆）有限公司 沟槽型场效应晶体管结构及其制备方法
CN113097311A (zh) * 2021-04-02 2021-07-09 杭州宏晟微电子有限公司 一种具有栅氧优化结构的功率半导体器件及制造方法
CN113241372A (zh) * 2021-05-19 2021-08-10 深圳真茂佳半导体有限公司 自对准功率场效应管的制备方法与结构

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI750375B (zh) * 2018-05-16 2021-12-21 力智電子股份有限公司 溝槽閘極金氧半場效電晶體及其製造方法
TWI739087B (zh) * 2019-04-11 2021-09-11 台灣茂矽電子股份有限公司 分離閘結構之製造方法及分離閘結構
TWI704606B (zh) * 2019-04-24 2020-09-11 帥群微電子股份有限公司 溝槽式功率半導體元件及其製造方法
EP3859788A1 (en) 2020-01-29 2021-08-04 Infineon Technologies Austria AG Transistor device and method of forming a field plate in an elongate active trench of a transistor device
CN111403292B (zh) * 2020-04-27 2023-08-18 上海华虹宏力半导体制造有限公司 自对准接触孔屏蔽栅功率mosfet器件的制造方法及形成的器件
TWI746094B (zh) * 2020-07-29 2021-11-11 新唐科技股份有限公司 半導體結構及其形成方法
EP4197026A4 (en) * 2020-08-13 2023-10-11 Texas Instruments Incorporated SEMICONDUCTOR DEVICE INCLUDING SIDE INSULATOR
CN112908841B (zh) * 2021-03-24 2024-03-22 上海华虹宏力半导体制造有限公司 半导体器件的制备方法
CN113745337B (zh) * 2021-07-19 2022-11-11 深圳利普芯微电子有限公司 一种屏蔽栅沟槽mosfet制造方法
CN113745100B (zh) * 2021-07-21 2023-12-22 绍兴中芯集成电路制造股份有限公司 一种台面无损伤的屏蔽栅场效应晶体管的制造方法
CN114512400B (zh) * 2022-04-20 2022-07-22 广州粤芯半导体技术有限公司 一种半导体结构的制作方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101238581A (zh) * 2005-08-09 2008-08-06 飞兆半导体公司 在屏蔽的栅极场效应晶体管中形成多晶硅层间电介质的结构和方法
US20080258213A1 (en) * 2005-06-10 2008-10-23 Hamza Yilmaz Shielded Gate Field Effect Transistor
CN101740395A (zh) * 2008-11-14 2010-06-16 半导体元件工业有限责任公司 半导体组件以及制造方法

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5420451A (en) * 1993-11-30 1995-05-30 Siliconix Incorporated Bidirectional blocking lateral MOSFET with improved on-resistance
US6162654A (en) * 1995-11-29 2000-12-19 Sanyo Electric Co., Ltd. Display and method of producing the display
US5578841A (en) * 1995-12-18 1996-11-26 Motorola, Inc. Vertical MOSFET device having frontside and backside contacts
US6008096A (en) * 1997-01-29 1999-12-28 Advanced Micro Devices, Inc. Ultra short transistor fabrication method
WO1999003151A2 (en) * 1997-07-11 1999-01-21 Telefonaktiebolaget Lm Ericsson A process for manufacturing ic-components to be used at radio frequencies
JP2001119022A (ja) 1999-10-20 2001-04-27 Fuji Electric Co Ltd 半導体装置及びその製造方法
US7648877B2 (en) * 2005-06-24 2010-01-19 Fairchild Semiconductor Corporation Structure and method for forming laterally extending dielectric layer in a trench-gate FET
DE102005041256B4 (de) 2005-08-31 2007-12-20 Infineon Technologies Ag Trenchtransistor
JP2007095827A (ja) 2005-09-27 2007-04-12 Sanyo Electric Co Ltd 半導体装置及びその製造方法
US7531466B2 (en) * 2006-07-26 2009-05-12 Sharp Laboratories Of America, Inc. Metal organic deposition precursor solution synthesis and terbium-doped SiO2 thin film deposition
US7910439B2 (en) * 2008-06-11 2011-03-22 Maxpower Semiconductor Inc. Super self-aligned trench MOSFET devices, methods, and systems
US8354711B2 (en) 2010-01-11 2013-01-15 Maxpower Semiconductor, Inc. Power MOSFET and its edge termination
JP2012204529A (ja) 2011-03-24 2012-10-22 Toshiba Corp 半導体装置及びその製造方法
US8778764B2 (en) 2012-07-16 2014-07-15 Semiconductor Components Industries, Llc Method of making an insulated gate semiconductor device having a shield electrode structure and structure therefor
CN103199104B (zh) 2013-03-05 2016-04-27 矽力杰半导体技术(杭州)有限公司 一种晶圆结构以及应用其的功率器件
CN103151268B (zh) 2013-03-21 2016-02-03 矽力杰半导体技术(杭州)有限公司 一种垂直双扩散场效应管及其制造工艺
KR101795828B1 (ko) 2013-09-17 2017-11-10 매그나칩 반도체 유한회사 초접합 반도체 소자 및 제조 방법
CN104241376B (zh) 2014-09-01 2017-12-05 矽力杰半导体技术(杭州)有限公司 超结结构及其制备方法和半导体器件
US9299830B1 (en) 2015-05-07 2016-03-29 Texas Instruments Incorporated Multiple shielding trench gate fet
CN105789332B (zh) 2016-04-25 2019-02-26 矽力杰半导体技术(杭州)有限公司 整流器件、整流器件的制造方法及esd保护器件
CN106847880B (zh) 2017-01-23 2019-11-26 矽力杰半导体技术(杭州)有限公司 一种半导体器件及其制备方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080258213A1 (en) * 2005-06-10 2008-10-23 Hamza Yilmaz Shielded Gate Field Effect Transistor
CN101238581A (zh) * 2005-08-09 2008-08-06 飞兆半导体公司 在屏蔽的栅极场效应晶体管中形成多晶硅层间电介质的结构和方法
CN101740395A (zh) * 2008-11-14 2010-06-16 半导体元件工业有限责任公司 半导体组件以及制造方法

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110400841A (zh) * 2018-04-24 2019-11-01 世界先进积体电路股份有限公司 半导体装置及其制造方法
CN110400841B (zh) * 2018-04-24 2023-03-28 世界先进积体电路股份有限公司 半导体装置及其制造方法
CN111863617A (zh) * 2019-04-24 2020-10-30 帅群微电子股份有限公司 沟槽式功率半导体组件及其制造方法
WO2021103274A1 (zh) * 2019-11-28 2021-06-03 华润微电子（重庆）有限公司 沟槽型场效应晶体管结构及其制备方法
CN111834463A (zh) * 2019-12-30 2020-10-27 江苏长晶科技有限公司 屏蔽栅沟槽mosfet及其制备方法、电子设备
CN111261717A (zh) * 2020-01-19 2020-06-09 上海华虹宏力半导体制造有限公司 一种屏蔽栅功率mosfet结构及制作方法
CN111710608A (zh) * 2020-07-29 2020-09-25 矽力杰半导体技术(杭州)有限公司 沟槽mosfet及其制造方法
CN111710608B (zh) * 2020-07-29 2023-02-10 杭州芯迈半导体技术有限公司 沟槽mosfet及其制造方法
CN112838007A (zh) * 2020-12-31 2021-05-25 北京燕东微电子科技有限公司 一种沟槽栅功率器件及其制备方法
CN113097311A (zh) * 2021-04-02 2021-07-09 杭州宏晟微电子有限公司 一种具有栅氧优化结构的功率半导体器件及制造方法
CN113097311B (zh) * 2021-04-02 2023-12-29 杭州宏晟微电子有限公司 一种具有栅氧优化结构的功率半导体器件及制造方法
CN113241372A (zh) * 2021-05-19 2021-08-10 深圳真茂佳半导体有限公司 自对准功率场效应管的制备方法与结构

Also Published As

Publication number Publication date
CN107871787B (zh) 2021-10-12
US10686058B2 (en) 2020-06-16
US20190109216A1 (en) 2019-04-11

Similar Documents

Publication Publication Date Title
CN107871787A (zh) 一种制造沟槽mosfet的方法
US11901408B2 (en) Self-aligned contact air gap formation
CN103887342B (zh) 沟槽mosfet及其制作方法
US7879676B2 (en) High density trench mosfet with single mask pre-defined gate and contact trenches
CN104241250B (zh) 用于形成接触件的掺杂保护层
US9406669B2 (en) Method and structure for vertical tunneling field effect transistor and planar devices
TWI596672B (zh) Lateral double diffused metal oxide semiconductor transistor and method of making the same
CN105118863A (zh) FinFET及其制造方法
US11532479B2 (en) Cut metal gate refill with void
TWI761800B (zh) 溝槽型ｍｏｓｆｅｔ裝置製造方法
CN103811343B (zh) FinFET及其制造方法
CN110896026A (zh) 沟槽型mosfet结构及其制造方法
CN111129152B (zh) 沟槽mosfet结构及其制造方法
CN113206148A (zh) 沟槽mosfet及其制造方法
CN104143535A (zh) Cmos结构的制造方法
CN110993690A (zh) 沟槽型mosfet器件及其制造方法
CN104008974A (zh) 半导体器件及其制造方法
CN103855026B (zh) FinFET及其制造方法
TWI773605B (zh) 製造溝槽型ｍｏｓｆｅｔ的方法
CN114496762A (zh) 一种制造沟槽mosfet的方法
CN109920733A (zh) 半导体结构及晶体管的形成方法
US10629694B1 (en) Gate contact and cross-coupling contact formation
TWI834903B (zh) 半導體裝置與其形成方法與鰭狀場效電晶體的形成方法
CN104078466A (zh) Flash器件及其制造方法
US20240128370A1 (en) Method for manufacturing trench mosfet

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20230419

Address after: Room 232, Building 3, No. 1500 Wenyi West Road, Cangqian Street, Yuhang District, Hangzhou City, Zhejiang Province, 311121

Patentee after: Hangzhou chuangqin Sensor Technology Co.,Ltd.

Address before: 310012 East Software Park Science and Technology Building A1501, No. 90 Wensan Road, Hangzhou City, Zhejiang Province

Patentee before: SILERGY SEMICONDUCTOR TECHNOLOGY (HANGZHOU) Co.,Ltd.

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20230517

Address after: 310051 1-1201, No. 6, Lianhui street, Xixing street, Binjiang District, Hangzhou City, Zhejiang Province

Patentee after: Hangzhou Xinmai Semiconductor Technology Co.,Ltd.

Address before: Room 232, Building 3, No. 1500 Wenyi West Road, Cangqian Street, Yuhang District, Hangzhou City, Zhejiang Province, 311121

Patentee before: Hangzhou chuangqin Sensor Technology Co.,Ltd.