CN107039368A - 树脂密封型半导体装置 - Google Patents
树脂密封型半导体装置 Download PDFInfo
- Publication number
- CN107039368A CN107039368A CN201710057325.7A CN201710057325A CN107039368A CN 107039368 A CN107039368 A CN 107039368A CN 201710057325 A CN201710057325 A CN 201710057325A CN 107039368 A CN107039368 A CN 107039368A
- Authority
- CN
- China
- Prior art keywords
- pin
- heat transmission
- semiconductor device
- resin molded
- external pin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 74
- 239000011347 resin Substances 0.000 title claims abstract description 60
- 229920005989 resin Polymers 0.000 title claims abstract description 60
- 230000005540 biological transmission Effects 0.000 claims abstract description 53
- 238000007789 sealing Methods 0.000 claims abstract description 18
- 238000000576 coating method Methods 0.000 claims abstract description 12
- 239000011248 coating agent Substances 0.000 claims abstract description 11
- 239000004020 conductor Substances 0.000 claims description 4
- 230000002459 sustained effect Effects 0.000 claims description 2
- 230000017525 heat dissipation Effects 0.000 abstract description 12
- 238000000034 method Methods 0.000 abstract description 11
- 238000009434 installation Methods 0.000 abstract description 7
- 239000000758 substrate Substances 0.000 abstract description 7
- 238000012545 processing Methods 0.000 abstract description 6
- 238000004519 manufacturing process Methods 0.000 description 7
- 239000006210 lotion Substances 0.000 description 4
- 238000005452 bending Methods 0.000 description 3
- 238000005520 cutting process Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 241000218202 Coptis Species 0.000 description 1
- 235000002991 Coptis groenlandica Nutrition 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005265 energy consumption Methods 0.000 description 1
- 238000003754 machining Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49568—Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
- H01L23/293—Organic, e.g. plastic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/49531—Additional leads the additional leads being a wiring board
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
- H01L23/49551—Cross section geometry characterised by bent parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Geometry (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
本发明提供一种树脂密封型半导体装置,其散热特性优异,且提高了相对于基板的安装强度。使散热用外部引脚从密封树脂露出到外部以提高散热特性,其中,所述散热用外部引脚和连接于芯片安装盘的四角的内部引脚连接,散热用外部引脚末端在引线框的冲裁加工时被切断,在本发明的树脂密封型半导体装置的外装镀层加工时,使外装镀层附着于散热用外部引脚的包含末端在内的整个面上,从而在基板安装时容易形成焊脚,能够提高相对于基板的安装强度。
Description
技术领域
本发明涉及提高了散热特性和相对于基板的安装强度的树脂密封型半导体装置及其制造方法。
背景技术
关于以功率半导体为代表的要求散热特性的树脂密封型半导体装置,为了将半导体芯片所发出的热高效地放出到安装基板上,一般的结构是使芯片安装盘背面从密封树脂露出。例如被称作HSOP的树脂密封型半导体装置已经被登记在国际标准规格(JEDEC:MS-O12)中。在这样的类型的树脂密封型半导体装置中,从半导体芯片发出的热从散热板向安装基板热传导而排出到外部,其中,所述散热板从密封树脂露出。由此,能够得到作为目的的散热特性。而且,作为提高散热特性的方法,还提出了这样的技术:使芯片安装盘和内部引脚连结,使热从与内部引脚连接的外部引脚向安装基板放出(例如,参照专利文献1)。
图5是现有的树脂密封型半导体装置的图。图5的(a)是正面立体图,图5的(b)是背面立体图,图5的(c)是沿着图5的(b)所示的切断线A-A的剖视图。在图5所示的树脂密封型半导体装置中,半导体芯片7经由芯片黏着膏体6载置于芯片安装盘1上,从芯片安装盘1延伸的散热引脚19设置在芯片安装盘的两侧。另外,在芯片安装盘1的角部,由内部引脚3和外部引脚2构成的端子被设置成夹着散热引脚19,并且该端子经由导线5与半导体芯片7电连接。
半导体芯片7、内部引脚3、导线5被密封树脂8包覆,芯片安装盘1的散热面10、外部引脚2以及散热引脚19从密封树脂8露出。
专利文献1:日本特开平11-297916号公报
在专利文献1所记载的树脂密封型半导体装置中,半导体芯片7被载置在芯片安装盘1的中央,散热引脚19被配置在半导体芯片7的附近,因此能够获得良好的散热特性,但是,由于内部引脚3被设置在半导体装置的角部,因此距半导体芯片的距离较远,用于电连接的导线具有变长的趋势。在导线中使用了金线等昂贵的线材,其对封装件成本的影响较大。另外,还存在这样的课题:电阻上升从而导致能耗升高,热量容易蓄积在封装件内部。
发明内容
本发明是鉴于上述课题而完成的,目的在于提供一种能够维持良好的散热特性且廉价的半导体装置及其制造方法。
为了解决上述课题,在本发明中采用了以下的手段。
首先,使芯片安装盘从密封树脂露出来作为散热板。而且,形成了这样的树脂密封型半导体装置:将散热用外部引脚配置在芯片安装盘的四角,其中,所述散热用外部引脚和连接于芯片安装盘的内部引脚连接,散热用外部引脚的末端在引线框加工阶段被切断,在半导体装置的外装镀层工序后,外装镀层可靠地附着于散热用外部引脚末端的整个面上。
如上所述,根据本发明,和连接于芯片安装盘的四角的内部引脚连接的散热用外部引脚使得散热面积增大,从而能够提高树脂密封型半导体装置的散热特性。无需增大半导体装置就能够实现散热特性的提高。
另外,能够使外装镀层附着于散热用外部引脚末端的整个面上。由此,能够可靠地提高在将半导体装置安装于基板时重要的安装强度。
而且,通过将散热用外部引脚设置在芯片安装盘的四角,其中,所述将散热用外部引脚与连接于芯片安装盘的内部引脚连接,由此,未与芯片安装盘连接的用于与半导体芯片电连接的内部引脚被配置在芯片安装盘中央部。由于通常半导体芯片被搭载在芯片安装盘的中央,因此,能够缩短为了与内部引脚电连接而使用的导线的长度。
附图说明
图1是示出作为本发明的实施例的树脂密封型半导体装置的透视图。
图2是示出作为本发明的实施例的树脂密封型半导体装置的立体图。
图3是在作为本发明的实施例的树脂密封型半导体装置中使用的引线框的俯视图。
图4是示出作为本发明的实施例的树脂密封型半导体装置的制造方法的图。
图5是示出现有的树脂密封型半导体装置的图。
标号说明
1:芯片安装盘;
2:外部引脚;
3:内部引脚;
3a:散热用内部引脚;
4:芯片安装盘延伸部分;
5:导线;
6:芯片黏着膏体;
7:半导体芯片;
8:密封树脂;
9:散热用外部引脚;
10:散热面;
11:引线框;
12:系杆。
具体实施方式
下面,根据附图对用于实施本发明的方式进行说明。
图1是示出本发明的实施例的树脂密封型半导体装置的透视图。本图是内部结构的概要图,透过密封树脂图示了内部的半导体芯片和内部引脚等。
半导体芯片7通过芯片黏着膏体6固定在矩形的芯片安装盘1上,芯片安装盘1通过对置的延伸部分4被固定。在与设有延伸部分4的1对边不同的1对边的两侧,设置有多个内部引脚3和与内部引脚连接的外部引脚2。与芯片安装盘的排列有内部引脚的边平行地在半导体芯片上设有焊盘,焊盘和内部引脚3经由导线5电连接。并且,在芯片安装盘1的四角,经由与芯片安装盘连接的散热用内部引脚3a设置有散热用外部引脚9。
散热用外部引脚9从散热用内部引脚3a延伸,并且与散热用内部引脚3a连接。散热用外部引脚9形成为与外部引脚2相同地弯折,从而使树脂密封型半导体装置的背面、散热用外部引脚9的背面以及外部引脚2的背面处于同一高度。并且,如后面所说明的那样,芯片安装盘的背面在树脂密封型半导体装置的背面露出。设置于四角的散热用外部引脚9形成得比外部引脚2宽,并且起到了对来自半导体芯片的热进行传热而使其向半导体装置外放出的作用。
在图5所示的半导体装置中,仅在半导体芯片的两侧设有散热引脚,因此,在未设置散热引脚的部位容易积蓄热量,从而可能对半导体芯片的动作产生影响,但在本发明的半导体装置的情况下,由于在4个角都设置有由散热用内部引脚3a和散热用外部引脚9构成的散热引脚,因此该影响较小。一般来说,半导体芯片的发热根据所形成的半导体元件而不同,因此半导体芯片上的发热不均匀。通过使接近发热较多的部位的散热引脚比其它散热引脚宽,能够得到更加良好的散热特性。
图2是示出本发明的实施例的树脂密封型半导体装置的立体图。图2的(a)是正面立体图,(b)是背面立体图。对置的多个外部引脚2在密封树脂8的两侧露出,以夹着该外部引脚2的方式设置有一对散热用外部引脚9。在半导体装置的背面,设置有从密封树脂露出的、作为所述芯片安装盘1的一部分的散热面10,在外部引脚2的外周侧设有散热用外部引脚9。
形成了下述这样的散热特性高的树脂密封型半导体装置:其能够利用从芯片安装盘背面露出的散热面10、和经由内部引脚3a与芯片安装盘1连接的散热用外部引脚9,来对半导体芯片7所产生的热进行散热。
图3是在本发明的实施例的树脂密封型半导体装置中使用的引线框11的俯视图。图3仅示出了在1个树脂密封型半导体装置中使用的引线框的一部分,在实际的制造工序中,使用将图3所示的部分在纵向上和横向上二维地排列多个而成的引线框。
在图3所示的引线框11中,散热用内部引脚3a被配置在芯片安装盘1的四角,散热用外部引脚9从散热用内部引脚3a延伸而伸出,散热用外部引脚9和其它外部引脚2通过系杆12连结。在图3中,散热用内部引脚3a被配置在成为芯片安装盘的四角的端部的角部处,芯片安装盘1的短边和散热用外部引脚9的外侧的边成为一条直线。以使芯片安装盘1比散热用外部引脚9和其它外部引脚2低的方式对散热用外部引脚9和其它外部引脚2实施弯曲加工。而且,散热用外部引脚9的末端由于未与引线框连接而露出。这是为了如后述那样在外装镀层加工中使外装镀层附着至散热用外部引脚9的末端。
接下来,根据附图对本发明的实施例的制造方法进行说明。
图4是示出本发明的实施例的制造方法的概要结构图。
图4的(a)是示出本发明的实施例的树脂密封型半导体装置的制造方法的树脂密封前的状态的正面概要立体图。
在作为本发明的实施例的树脂密封型半导体装置所使用的引线框11中,将半导体芯片7通过芯片黏着膏体6固定于芯片安装盘1,并将半导体芯片7的电极和内部引脚3通过金属导线5电连接,其中,该芯片安装盘1以从密封树脂露出的方式被进行了弯曲加工。散热用外部引脚9经由散热用内部引脚3a与芯片安装盘1连接。散热用外部引脚9的末端露出,与任何地方都没有连接。
图4的(b)是示出在本发明的实施例的树脂密封型半导体装置的树脂密封后将不需要的密封树脂除去后的状态的正面概要立体图。
密封树脂以规定的尺寸从正面和背面对引线框11进行密封。引线框11、外部引脚2以及散热用外部引脚9被系杆12连结,密封树脂没有向外部引脚侧流入。
图4的(c)是示出在树脂密封后对本发明的实施例的树脂密封型半导体装置的系杆12进行了切断加工后的状态的正面概要立体图。保留外部引脚2和散热用外部引脚9的规定的宽度并将与引线框11连结的系杆12全部切断。即使在切断后,引线框11和芯片安装盘1也通过延伸部分4连接。并且,与芯片安装盘1连接的散热用外部引脚也在密封树脂内部经由散热用内部引脚3a与引线框11连接。接下来,进行基于电解加工实现的外装镀层的加工。由于散热用外部引脚与引线框11电连接,因此,使外装镀层附着于散热用外部引脚的包含末端9a在内的整个面上。
图4的(d)是示出将镀层后的本发明的实施例的树脂密封型半导体装置的外部引脚2的末端以规定的尺寸切断后的状态的正面概要立体图。
图4的(e)是示出将本发明的实施例的树脂密封型半导体装置的外部引脚2和散热用外部引脚9弯折加工至能够安装于基板的位置的状态的正面概要立体图。即使对外部引脚2和散热用外部引脚9进行弯折加工,本发明的树脂密封型半导体装置也被延伸部分4相对于引线框11保持。在该状态下使测试用触头接触外部引脚2和散热用外部引脚9,由此能够测试本发明的树脂密封型半导体装置是否能够无故障地工作。
图4的(f)是示出将与引线框11连接的延伸部分4在规定的位置切断从而使本发明的实施例的树脂密封型半导体装置单片化的成品状态的正面概要立体图。
图4的(g)是沿着图4的(f)的标号B观察的图。在从密封树脂8露出的散热用外部引脚的末端9a的整个面上附着有外装镀层。
Claims (4)
1.一种树脂密封型半导体装置,其特征在于,
所述树脂密封型半导体装置具备:
半导体芯片;
接合有所述半导体芯片的芯片安装盘;
与所述芯片安装盘的四角连接的散热用内部引脚;
与所述散热用内部引脚连接的散热用外部引脚;
分别通过金属导线与所述半导体芯片电连接的内部引脚;
分别与所述内部引脚连接的外部引脚;以及
密封树脂,其对所述芯片安装盘、所述半导体芯片、所述内部引脚以及所述散热用内部引脚进行密封,
所述芯片安装盘的背面、所述外部引脚以及所述散热用外部引脚从所述密封树脂露出,
所述芯片安装盘的所述背面、所述外部引脚的背面以及所述散热用外部引脚的背面处于同一高度。
2.根据权利要求1所述的树脂密封型半导体装置,其特征在于,
所述散热用内部引脚与所述芯片安装盘的角部连接。
3.根据权利要求1所述的树脂密封型半导体装置,其特征在于,
在所述散热用外部引脚的包含末端在内的整个面上附着有外装镀层。
4.根据权利要求1至3中的任意一项所述的树脂密封型半导体装置,其特征在于,
所述树脂密封型半导体装置的所述散热用外部引脚的宽度比所述外部引脚的宽度大。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016-018091 | 2016-02-02 | ||
JP2016018091A JP6695156B2 (ja) | 2016-02-02 | 2016-02-02 | 樹脂封止型半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN107039368A true CN107039368A (zh) | 2017-08-11 |
CN107039368B CN107039368B (zh) | 2022-04-26 |
Family
ID=59386171
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201710057325.7A Active CN107039368B (zh) | 2016-02-02 | 2017-01-26 | 树脂密封型半导体装置 |
Country Status (5)
Country | Link |
---|---|
US (1) | US10658275B2 (zh) |
JP (1) | JP6695156B2 (zh) |
KR (1) | KR20170092112A (zh) |
CN (1) | CN107039368B (zh) |
TW (1) | TWI716532B (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108024392A (zh) * | 2018-01-04 | 2018-05-11 | 承德福仁堂保健咨询服务有限公司 | 一种采用半导体芯片由内部加热石材的装置 |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6780635B2 (ja) * | 2017-12-22 | 2020-11-04 | 三菱電機株式会社 | 半導体モジュール |
DE102021129753A1 (de) * | 2020-12-17 | 2022-06-23 | Infineon Technologies Ag | Halbleiter-Packages und Verfahren zum Herstellen derselben |
US11664334B2 (en) * | 2021-03-12 | 2023-05-30 | Infineon Technologies Austria Ag | Semiconductor package with temporary ESD protection element |
US11817374B2 (en) * | 2021-04-14 | 2023-11-14 | Texas Instruments Incorporated | Electronic device with exposed tie bar |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008147267A (ja) * | 2006-12-07 | 2008-06-26 | Matsushita Electric Ind Co Ltd | 半導体装置とその製造方法、および放熱板付きリードフレーム |
CN201274296Y (zh) * | 2008-06-20 | 2009-07-15 | 深圳市成光兴实业发展有限公司 | 一种大功率食人鱼led封装结构 |
CN102473651A (zh) * | 2009-07-06 | 2012-05-23 | 瑞萨电子株式会社 | 半导体器件的制造方法 |
US20120132793A1 (en) * | 2010-11-30 | 2012-05-31 | Stmicroelectronics (Research & Development) Limited | Proximity sensor |
Family Cites Families (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4684975A (en) * | 1985-12-16 | 1987-08-04 | National Semiconductor Corporation | Molded semiconductor package having improved heat dissipation |
US4916506A (en) * | 1988-11-18 | 1990-04-10 | Sprague Electric Company | Integrated-circuit lead-frame package with low-resistance ground-lead and heat-sink means |
US5028741A (en) * | 1990-05-24 | 1991-07-02 | Motorola, Inc. | High frequency, power semiconductor device |
WO1992003035A1 (en) * | 1990-08-01 | 1992-02-20 | Staktek Corporation | Ultra high density integrated circuit packages, method and apparatus |
JPH04280462A (ja) * | 1991-03-08 | 1992-10-06 | Mitsubishi Electric Corp | リードフレームおよびこのリードフレームを使用した半導体装置 |
US5172213A (en) * | 1991-05-23 | 1992-12-15 | At&T Bell Laboratories | Molded circuit package having heat dissipating post |
US5138430A (en) * | 1991-06-06 | 1992-08-11 | International Business Machines Corporation | High performance versatile thermally enhanced IC chip mounting |
JP3025093B2 (ja) * | 1992-02-03 | 2000-03-27 | 株式会社日立製作所 | 半導体装置およびその実装構造体 |
US5666003A (en) * | 1994-10-24 | 1997-09-09 | Rohm Co. Ltd. | Packaged semiconductor device incorporating heat sink plate |
JP2844316B2 (ja) * | 1994-10-28 | 1999-01-06 | 株式会社日立製作所 | 半導体装置およびその実装構造 |
US6242800B1 (en) * | 1997-03-12 | 2001-06-05 | International Rectifier Corp. | Heat dissipating device package |
JPH11297916A (ja) | 1998-04-07 | 1999-10-29 | Matsushita Electron Corp | 半導体装置 |
JP3535760B2 (ja) * | 1999-02-24 | 2004-06-07 | 松下電器産業株式会社 | 樹脂封止型半導体装置,その製造方法及びリードフレーム |
JP3454192B2 (ja) * | 1999-07-02 | 2003-10-06 | 松下電器産業株式会社 | リードフレームとそれを用いた樹脂封止型半導体装置およびその製造方法 |
US6204553B1 (en) * | 1999-08-10 | 2001-03-20 | Walsin Advanced Electronics Ltd. | Lead frame structure |
US7057273B2 (en) * | 2001-05-15 | 2006-06-06 | Gem Services, Inc. | Surface mount package |
JP2003031736A (ja) * | 2001-07-13 | 2003-01-31 | Hitachi Ltd | 半導体装置およびその製造方法 |
US6891256B2 (en) * | 2001-10-22 | 2005-05-10 | Fairchild Semiconductor Corporation | Thin, thermally enhanced flip chip in a leaded molded package |
JP2003204027A (ja) * | 2002-01-09 | 2003-07-18 | Matsushita Electric Ind Co Ltd | リードフレーム及びその製造方法、樹脂封止型半導体装置及びその製造方法 |
US7511361B2 (en) * | 2005-01-05 | 2009-03-31 | Xiaotian Zhang | DFN semiconductor package having reduced electrical resistance |
US7262491B2 (en) * | 2005-09-06 | 2007-08-28 | Advanced Interconnect Technologies Limited | Die pad for semiconductor packages and methods of making and using same |
MY142210A (en) * | 2006-06-05 | 2010-11-15 | Carsem M Sdn Bhd | Multiple row exposed leads for mlp high density packages |
JP2008294278A (ja) * | 2007-05-25 | 2008-12-04 | Fujitsu Microelectronics Ltd | 半導体装置、リードフレーム、及び半導体装置の実装構造 |
KR101561934B1 (ko) * | 2007-11-16 | 2015-10-21 | 페어차일드코리아반도체 주식회사 | 반도체 패키지 및 그의 제조방법 |
JP5001872B2 (ja) * | 2008-02-13 | 2012-08-15 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP5119092B2 (ja) * | 2008-08-28 | 2013-01-16 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
US8058720B2 (en) * | 2008-11-19 | 2011-11-15 | Mediatek Inc. | Semiconductor package |
US20100171201A1 (en) * | 2009-01-06 | 2010-07-08 | Wyant M Todd | Chip on lead with small power pad design |
JP2010267728A (ja) * | 2009-05-13 | 2010-11-25 | Renesas Electronics Corp | 半導体パッケージ、リードフレーム、及び半導体パッケージの製造方法 |
US9214417B2 (en) * | 2010-06-18 | 2015-12-15 | Alpha And Omega Semiconductor Incorporated | Combined packaged power semiconductor device |
JP5876669B2 (ja) * | 2010-08-09 | 2016-03-02 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP2012227445A (ja) * | 2011-04-21 | 2012-11-15 | Renesas Electronics Corp | 半導体装置及びその製造方法 |
JP5798021B2 (ja) * | 2011-12-01 | 2015-10-21 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US8759956B2 (en) * | 2012-07-05 | 2014-06-24 | Infineon Technologies Ag | Chip package and method of manufacturing the same |
US9035422B2 (en) * | 2013-09-12 | 2015-05-19 | Texas Instruments Incorporated | Multilayer high voltage isolation barrier in an integrated circuit |
US20150206829A1 (en) * | 2014-01-17 | 2015-07-23 | Yin Kheng Au | Semiconductor package with interior leads |
JP2015144217A (ja) * | 2014-01-31 | 2015-08-06 | 株式会社東芝 | コネクタフレーム及び半導体装置 |
KR102178587B1 (ko) * | 2014-03-27 | 2020-11-13 | 르네사스 일렉트로닉스 가부시키가이샤 | 반도체 장치의 제조 방법 및 반도체 장치 |
US9978675B2 (en) * | 2015-11-20 | 2018-05-22 | Canon Kabushiki Kaisha | Package, electronic component, and electronic apparatus |
US10497506B2 (en) * | 2015-12-18 | 2019-12-03 | Texas Instruments Incorporated | Methods and apparatus for isolation barrier with integrated magnetics for high power modules |
JP7030481B2 (ja) * | 2017-11-10 | 2022-03-07 | エイブリック株式会社 | 樹脂封止金型および半導体装置の製造方法 |
JP2019212704A (ja) * | 2018-06-01 | 2019-12-12 | エイブリック株式会社 | 半導体装置およびその製造方法 |
-
2016
- 2016-02-02 JP JP2016018091A patent/JP6695156B2/ja not_active Expired - Fee Related
-
2017
- 2017-01-24 TW TW106102590A patent/TWI716532B/zh not_active IP Right Cessation
- 2017-01-26 CN CN201710057325.7A patent/CN107039368B/zh active Active
- 2017-01-31 KR KR1020170013850A patent/KR20170092112A/ko not_active Application Discontinuation
- 2017-01-31 US US15/420,642 patent/US10658275B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008147267A (ja) * | 2006-12-07 | 2008-06-26 | Matsushita Electric Ind Co Ltd | 半導体装置とその製造方法、および放熱板付きリードフレーム |
CN201274296Y (zh) * | 2008-06-20 | 2009-07-15 | 深圳市成光兴实业发展有限公司 | 一种大功率食人鱼led封装结构 |
CN102473651A (zh) * | 2009-07-06 | 2012-05-23 | 瑞萨电子株式会社 | 半导体器件的制造方法 |
US20120132793A1 (en) * | 2010-11-30 | 2012-05-31 | Stmicroelectronics (Research & Development) Limited | Proximity sensor |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108024392A (zh) * | 2018-01-04 | 2018-05-11 | 承德福仁堂保健咨询服务有限公司 | 一种采用半导体芯片由内部加热石材的装置 |
CN108024392B (zh) * | 2018-01-04 | 2024-01-12 | 承德福仁堂保健咨询服务有限公司 | 一种采用半导体芯片由内部加热石材的装置 |
Also Published As
Publication number | Publication date |
---|---|
JP2017139290A (ja) | 2017-08-10 |
TWI716532B (zh) | 2021-01-21 |
CN107039368B (zh) | 2022-04-26 |
US20170221804A1 (en) | 2017-08-03 |
US10658275B2 (en) | 2020-05-19 |
TW201740528A (zh) | 2017-11-16 |
KR20170092112A (ko) | 2017-08-10 |
JP6695156B2 (ja) | 2020-05-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107039368A (zh) | 树脂密封型半导体装置 | |
US9887142B2 (en) | Power semiconductor device | |
CN102714201B (zh) | 半导体封装和方法 | |
US9171761B2 (en) | Resin sealing type semiconductor device and method of manufacturing the same, and lead frame | |
US6566164B1 (en) | Exposed copper strap in a semiconductor package | |
CN102412211B (zh) | 电子器件 | |
JP2009147103A5 (zh) | ||
CN102693953A (zh) | 半导体装置及其制造方法 | |
CN109727943A (zh) | 一种具有低热阻的半导体器件封装结构及其制造方法 | |
CN104218007B (zh) | 小脚印半导体封装 | |
CN107437509A (zh) | 半导体装置及其制造方法 | |
JP2006202976A (ja) | 樹脂封止型半導体装置およびリードフレーム | |
CN205984948U (zh) | 一种使用散热装置的免焊接超薄二极管 | |
CN217822788U (zh) | 一种基于QFN外形的GaN半导体封装框架 | |
JPS58190051A (ja) | 放熱効果を改善した集積回路用リ−ドフレ−ム | |
US10840172B2 (en) | Leadframe, semiconductor package including a leadframe and method for forming a semiconductor package | |
CN108470725B (zh) | 一种高性能控制芯片封装结构 | |
CN202549841U (zh) | 半导体模块 | |
CN107749408B (zh) | 一种弹性导热件露出封装结构 | |
CN111261596A (zh) | 利用多个夹件结构的半导体封装及其制造方法 | |
CN216624253U (zh) | 一种lqfp封装芯片 | |
CN102832183B (zh) | 一种采用弹性装置的无外引脚扁平半导体封装结构 | |
CN210120131U (zh) | 一种新型to系列分立器件 | |
CN217983334U (zh) | 半导体器件的跳线连接框架以及封装结构 | |
CN106898588A (zh) | 半导体模块 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
CB02 | Change of applicant information |
Address after: Chiba County, Japan Applicant after: ABLIC Inc. Address before: Chiba County, Japan Applicant before: DynaFine Semiconductor Co.,Ltd. |
|
CB02 | Change of applicant information | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CP02 | Change in the address of a patent holder |
Address after: Nagano Patentee after: ABLIC Inc. Address before: Chiba County, Japan Patentee before: ABLIC Inc. |
|
CP02 | Change in the address of a patent holder |