CN106998204A - 振荡电路、pll电路及信号处理装置 - Google Patents

振荡电路、pll电路及信号处理装置 Download PDF

Info

Publication number
CN106998204A
CN106998204A CN201610833824.6A CN201610833824A CN106998204A CN 106998204 A CN106998204 A CN 106998204A CN 201610833824 A CN201610833824 A CN 201610833824A CN 106998204 A CN106998204 A CN 106998204A
Authority
CN
China
Prior art keywords
signal
pulse width
oscillator
phase
difference
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610833824.6A
Other languages
English (en)
Chinese (zh)
Inventor
田仓和好
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ying Ji Nicks Ltd
Original Assignee
Ying Ji Nicks Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ying Ji Nicks Ltd filed Critical Ying Ji Nicks Ltd
Publication of CN106998204A publication Critical patent/CN106998204A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/10Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/101Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional control signal to the controlled loop oscillator derived from a signal generated in the loop
    • H03L7/102Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional control signal to the controlled loop oscillator derived from a signal generated in the loop the additional signal being directly applied to the controlled loop oscillator
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/087Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/187Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
CN201610833824.6A 2015-11-26 2016-09-20 振荡电路、pll电路及信号处理装置 Pending CN106998204A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2015-230181 2015-11-26
JP2015230181A JP5883984B1 (ja) 2015-11-26 2015-11-26 発振回路とpll回路と信号処理装置

Publications (1)

Publication Number Publication Date
CN106998204A true CN106998204A (zh) 2017-08-01

Family

ID=55457001

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610833824.6A Pending CN106998204A (zh) 2015-11-26 2016-09-20 振荡电路、pll电路及信号处理装置

Country Status (3)

Country Link
JP (1) JP5883984B1 (ko)
KR (1) KR101716411B1 (ko)
CN (1) CN106998204A (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107835013A (zh) * 2017-12-08 2018-03-23 成都前锋电子仪器有限责任公司 一种用于脉冲码型发生器的定时电路

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7541848B1 (en) * 2007-12-25 2009-06-02 Hitachi, Ltd. PLL circuit
CN102332911A (zh) * 2010-05-24 2012-01-25 松下电器产业株式会社 能够减低参照泄漏的发生或相位噪声的pll电路
JP2013197692A (ja) * 2012-03-16 2013-09-30 Yokogawa Electric Corp Pllクロック発生回路
JP2013223075A (ja) * 2012-04-16 2013-10-28 Lapis Semiconductor Co Ltd Pll周波数シンセサイザ、半導体集積装置及び無線通信機器

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5784625A (en) * 1980-11-17 1982-05-27 Fujitsu Ltd Phase synchronizing oscillator
JPS61167222A (ja) * 1985-01-21 1986-07-28 Hitachi Ltd 位相同期回路
JPS6278917A (ja) * 1985-10-02 1987-04-11 Hitachi Ltd 位相同期回路
JPH0235538U (ko) * 1988-08-30 1990-03-07
JPH09284132A (ja) 1996-04-15 1997-10-31 Matsushita Electric Ind Co Ltd Pll回路
JP3308846B2 (ja) * 1997-03-14 2002-07-29 株式会社東芝 位相同期回路及び記録再生装置
JP4519746B2 (ja) * 2005-09-22 2010-08-04 ローム株式会社 クロック生成回路、およびそれを搭載した電子機器
JP5722733B2 (ja) * 2011-09-12 2015-05-27 新日本無線株式会社 Pll回路およびそのキャリブレーション方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7541848B1 (en) * 2007-12-25 2009-06-02 Hitachi, Ltd. PLL circuit
CN102332911A (zh) * 2010-05-24 2012-01-25 松下电器产业株式会社 能够减低参照泄漏的发生或相位噪声的pll电路
JP2013197692A (ja) * 2012-03-16 2013-09-30 Yokogawa Electric Corp Pllクロック発生回路
JP2013223075A (ja) * 2012-04-16 2013-10-28 Lapis Semiconductor Co Ltd Pll周波数シンセサイザ、半導体集積装置及び無線通信機器

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107835013A (zh) * 2017-12-08 2018-03-23 成都前锋电子仪器有限责任公司 一种用于脉冲码型发生器的定时电路

Also Published As

Publication number Publication date
JP2017098799A (ja) 2017-06-01
KR101716411B1 (ko) 2017-03-14
JP5883984B1 (ja) 2016-03-15

Similar Documents

Publication Publication Date Title
US8284888B2 (en) Frequency and phase acquisition of a clock and data recovery circuit without an external reference clock
TWI463804B (zh) 時脈資料回復電路
US9998128B2 (en) Frequency synthesizer with injection locked oscillator
US7990191B2 (en) Digital phase-locked loop
US9515669B2 (en) Hybrid phase locked loop having wide locking range
US20110074514A1 (en) Frequency measurement circuit and pll synthesizer provided therewith
EP3399649A1 (en) Sub-sampling phase-locked loop
CN101335522A (zh) 数字频率检测器和使用该数字频率检测器的数字锁相环
US9362924B1 (en) Method and apparatus for fast frequency acquisition in PLL system
CN102959868B (zh) 累加器型n分数锁相环频率合成器及其控制方法
CN106998204A (zh) 振荡电路、pll电路及信号处理装置
US10382046B2 (en) Digital phase locked loop
US9166604B2 (en) Timing monitor for PLL
Ye et al. Design and research of improved digital phase-locked loop based on FPGA
JP5811914B2 (ja) 位相同期回路および位相比較方法
JP2010273185A (ja) デジタルフェーズロックドループ回路
CN108234817B (zh) 一种显示同步方法及视频显示终端
JP6119304B2 (ja) デジタル発振器及びデジタルpll回路
CN107872223B (zh) 用于执行相位误差校正的系统和方法
JP6146054B2 (ja) 3相整流器
JP6453541B2 (ja) クロック生成回路
JP6201371B2 (ja) 3相整流器
CN116743163A (zh) 一种小数分频锁相环和数字时间转换器控制方法
JP2004080123A (ja) 位相同期発振回路
JP2012147401A (ja) Pll回路

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 1242481

Country of ref document: HK

RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20170801

REG Reference to a national code

Ref country code: HK

Ref legal event code: WD

Ref document number: 1242481

Country of ref document: HK