CN106998204A - 振荡电路、pll电路及信号处理装置 - Google Patents
振荡电路、pll电路及信号处理装置 Download PDFInfo
- Publication number
- CN106998204A CN106998204A CN201610833824.6A CN201610833824A CN106998204A CN 106998204 A CN106998204 A CN 106998204A CN 201610833824 A CN201610833824 A CN 201610833824A CN 106998204 A CN106998204 A CN 106998204A
- Authority
- CN
- China
- Prior art keywords
- signal
- pulse width
- oscillator
- phase
- difference
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000010355 oscillation Effects 0.000 claims abstract description 28
- 238000005096 rolling process Methods 0.000 claims abstract description 3
- 238000001514 detection method Methods 0.000 claims description 5
- 210000001367 artery Anatomy 0.000 claims 2
- 210000003462 vein Anatomy 0.000 claims 2
- 230000000903 blocking effect Effects 0.000 description 6
- 230000006641 stabilisation Effects 0.000 description 5
- 238000011105 stabilization Methods 0.000 description 5
- 230000007704 transition Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000005611 electricity Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/101—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional control signal to the controlled loop oscillator derived from a signal generated in the loop
- H03L7/102—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional control signal to the controlled loop oscillator derived from a signal generated in the loop the additional signal being directly applied to the controlled loop oscillator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/187—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015230181A JP5883984B1 (ja) | 2015-11-26 | 2015-11-26 | 発振回路とpll回路と信号処理装置 |
JP2015-230181 | 2015-11-26 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN106998204A true CN106998204A (zh) | 2017-08-01 |
Family
ID=55457001
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201610833824.6A Pending CN106998204A (zh) | 2015-11-26 | 2016-09-20 | 振荡电路、pll电路及信号处理装置 |
Country Status (3)
Country | Link |
---|---|
JP (1) | JP5883984B1 (ko) |
KR (1) | KR101716411B1 (ko) |
CN (1) | CN106998204A (ko) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107835013A (zh) * | 2017-12-08 | 2018-03-23 | 成都前锋电子仪器有限责任公司 | 一种用于脉冲码型发生器的定时电路 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7541848B1 (en) * | 2007-12-25 | 2009-06-02 | Hitachi, Ltd. | PLL circuit |
CN102332911A (zh) * | 2010-05-24 | 2012-01-25 | 松下电器产业株式会社 | 能够减低参照泄漏的发生或相位噪声的pll电路 |
JP2013197692A (ja) * | 2012-03-16 | 2013-09-30 | Yokogawa Electric Corp | Pllクロック発生回路 |
JP2013223075A (ja) * | 2012-04-16 | 2013-10-28 | Lapis Semiconductor Co Ltd | Pll周波数シンセサイザ、半導体集積装置及び無線通信機器 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5784625A (en) * | 1980-11-17 | 1982-05-27 | Fujitsu Ltd | Phase synchronizing oscillator |
JPS61167222A (ja) * | 1985-01-21 | 1986-07-28 | Hitachi Ltd | 位相同期回路 |
JPS6278917A (ja) * | 1985-10-02 | 1987-04-11 | Hitachi Ltd | 位相同期回路 |
JPH0235538U (ko) * | 1988-08-30 | 1990-03-07 | ||
JPH09284132A (ja) | 1996-04-15 | 1997-10-31 | Matsushita Electric Ind Co Ltd | Pll回路 |
JP3308846B2 (ja) * | 1997-03-14 | 2002-07-29 | 株式会社東芝 | 位相同期回路及び記録再生装置 |
JP4519746B2 (ja) * | 2005-09-22 | 2010-08-04 | ローム株式会社 | クロック生成回路、およびそれを搭載した電子機器 |
JP5722733B2 (ja) * | 2011-09-12 | 2015-05-27 | 新日本無線株式会社 | Pll回路およびそのキャリブレーション方法 |
-
2015
- 2015-11-26 JP JP2015230181A patent/JP5883984B1/ja active Active
-
2016
- 2016-06-29 KR KR1020160081951A patent/KR101716411B1/ko active IP Right Grant
- 2016-09-20 CN CN201610833824.6A patent/CN106998204A/zh active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7541848B1 (en) * | 2007-12-25 | 2009-06-02 | Hitachi, Ltd. | PLL circuit |
CN102332911A (zh) * | 2010-05-24 | 2012-01-25 | 松下电器产业株式会社 | 能够减低参照泄漏的发生或相位噪声的pll电路 |
JP2013197692A (ja) * | 2012-03-16 | 2013-09-30 | Yokogawa Electric Corp | Pllクロック発生回路 |
JP2013223075A (ja) * | 2012-04-16 | 2013-10-28 | Lapis Semiconductor Co Ltd | Pll周波数シンセサイザ、半導体集積装置及び無線通信機器 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107835013A (zh) * | 2017-12-08 | 2018-03-23 | 成都前锋电子仪器有限责任公司 | 一种用于脉冲码型发生器的定时电路 |
Also Published As
Publication number | Publication date |
---|---|
JP2017098799A (ja) | 2017-06-01 |
KR101716411B1 (ko) | 2017-03-14 |
JP5883984B1 (ja) | 2016-03-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8804892B2 (en) | Frequency and phase acquisition of a clock and data recovery circuit without an external reference clock | |
TWI463804B (zh) | 時脈資料回復電路 | |
US9998128B2 (en) | Frequency synthesizer with injection locked oscillator | |
US7990191B2 (en) | Digital phase-locked loop | |
US9515669B2 (en) | Hybrid phase locked loop having wide locking range | |
US20110074514A1 (en) | Frequency measurement circuit and pll synthesizer provided therewith | |
EP3399649A1 (en) | Sub-sampling phase-locked loop | |
CN101335522A (zh) | 数字频率检测器和使用该数字频率检测器的数字锁相环 | |
US9362924B1 (en) | Method and apparatus for fast frequency acquisition in PLL system | |
CN102959868B (zh) | 累加器型n分数锁相环频率合成器及其控制方法 | |
CN106998204A (zh) | 振荡电路、pll电路及信号处理装置 | |
KR101722860B1 (ko) | 신호의 상승 에지와 하강 에지를 이용하여 높은 대역폭을 가지는 디지털 위상 동기 루프 | |
SE502901C2 (sv) | Digital faskomparator | |
US9166604B2 (en) | Timing monitor for PLL | |
JP5811914B2 (ja) | 位相同期回路および位相比較方法 | |
JP2010273185A (ja) | デジタルフェーズロックドループ回路 | |
JP6119304B2 (ja) | デジタル発振器及びデジタルpll回路 | |
CN102414986A (zh) | Pll频率合成器 | |
CN107872223B (zh) | 用于执行相位误差校正的系统和方法 | |
JP6146054B2 (ja) | 3相整流器 | |
JP6453541B2 (ja) | クロック生成回路 | |
JP6201371B2 (ja) | 3相整流器 | |
CN116743163A (zh) | 一种小数分频锁相环和数字时间转换器控制方法 | |
JP2004080123A (ja) | 位相同期発振回路 | |
CN104883186A (zh) | 一种用于频率计数器的锁相环电路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
REG | Reference to a national code |
Ref country code: HK Ref legal event code: DE Ref document number: 1242481 Country of ref document: HK |
|
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170801 |
|
REG | Reference to a national code |
Ref country code: HK Ref legal event code: WD Ref document number: 1242481 Country of ref document: HK |