CN106971984A - 指纹感测辨识封装结构 - Google Patents

指纹感测辨识封装结构 Download PDF

Info

Publication number
CN106971984A
CN106971984A CN201611192412.5A CN201611192412A CN106971984A CN 106971984 A CN106971984 A CN 106971984A CN 201611192412 A CN201611192412 A CN 201611192412A CN 106971984 A CN106971984 A CN 106971984A
Authority
CN
China
Prior art keywords
light
groove
fingerprint sensing
encapsulating structure
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201611192412.5A
Other languages
English (en)
Inventor
谢明哲
林瑞建
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CHUANGZHINENG TECHNOLOGY Co Ltd
Original Assignee
CHUANGZHINENG TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CHUANGZHINENG TECHNOLOGY Co Ltd filed Critical CHUANGZHINENG TECHNOLOGY Co Ltd
Publication of CN106971984A publication Critical patent/CN106971984A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/13Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14601Structural or functional details thereof
    • H01L27/14618Containers
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06VIMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
    • G06V40/00Recognition of biometric, human-related or animal-related patterns in image or video data
    • G06V40/10Human or animal bodies, e.g. vehicle occupants or pedestrians; Body parts, e.g. hands
    • G06V40/12Fingerprints or palmprints
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06VIMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
    • G06V40/00Recognition of biometric, human-related or animal-related patterns in image or video data
    • G06V40/10Human or animal bodies, e.g. vehicle occupants or pedestrians; Body parts, e.g. hands
    • G06V40/12Fingerprints or palmprints
    • G06V40/13Sensors therefor
    • G06V40/1318Sensors therefor using electro-optical elements or layers, e.g. electroluminescent sensing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H01L25/165Containers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H01L25/167Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14678Contact-type imagers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/12Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof structurally associated with, e.g. formed in or on a common substrate with, one or more electric light sources, e.g. electroluminescent light sources, and electrically or optically coupled thereto
    • H01L31/16Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof structurally associated with, e.g. formed in or on a common substrate with, one or more electric light sources, e.g. electroluminescent light sources, and electrically or optically coupled thereto the semiconductor device sensitive to radiation being controlled by the light source or sources
    • H01L31/167Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof structurally associated with, e.g. formed in or on a common substrate with, one or more electric light sources, e.g. electroluminescent light sources, and electrically or optically coupled thereto the semiconductor device sensitive to radiation being controlled by the light source or sources the light sources and the devices sensitive to radiation all being semiconductor devices characterised by potential barriers
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/181Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16245Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/2919Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199Material of the matrix
    • H01L2224/29294Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/292 - H01L2224/29291
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • H01L2224/293Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29339Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/32227Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the layer connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48153Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
    • H01L2224/48155Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48157Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48153Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
    • H01L2224/48175Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic
    • H01L2224/48177Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83862Heat curing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14601Structural or functional details thereof
    • H01L27/14636Interconnect structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12041LED
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape
    • H01L2924/1816Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18165Exposing the passive side of the semiconductor or solid-state body of a wire bonded chip
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10106Light emitting diode [LED]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10151Sensor

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electromagnetism (AREA)
  • Theoretical Computer Science (AREA)
  • Multimedia (AREA)
  • Human Computer Interaction (AREA)
  • Image Input (AREA)
  • Measurement Of The Respiration, Hearing Ability, Form, And Blood Characteristics Of Living Organisms (AREA)

Abstract

本发明公开了一种指纹感测辨识封装结构,于基板表面一体成形有多个凹槽,以供感测芯片和发光元件分别容置于每一凹槽内,无须额外增设遮光结构,从而可利用凹槽间所形成的隔墙来阻挡发光元件的光源直接或间接的照射在感测芯片上,且本发明能将基板与导电线路通过烧结方式形成为一体成形的结构,并将感测芯片、发光元件与导电线路结合在一起,再通过封装胶层进行填充,即可完成封装;藉此,可有效降低封装尺寸及厚度,并能有效阻挡余光或杂光的干扰,使指纹影像更均匀及清晰。

Description

指纹感测辨识封装结构
技术领域
本发明涉及一种指纹辨识装置,特别是一种可有效达到封装尺寸精简化且获得足够清晰的指纹影像的指纹感测辨识封装结构。
背景技术
指纹感测辨识为生物特征识别技术的一种,其利用人体手指上独有的指纹信息进行辨识,以其安全性和方便性方面的优点受到广泛的应用。如图1所示为一种指纹感测辨识封装结构10,其中红外线发光二极管20提供光源,以反射指纹影像于感测芯片30,现有的封装方法是将红外线发光二极管20与感测芯片30一起封装,由于红外线发光二极管20的发光角度(view angle)约为120度,因而会有直接侧向光源或其他反射的光源照射在感测芯片30上,容易造成质量不均匀的指纹影像。为解决此类问题,遂于红外线发光二极管20与感测芯片30间增设有遮光结构(Blocking)40,以阻挡余光/杂光对感测芯片30取像的干扰,但是,此方法也难以完全解决上述问题,感测芯片30仍会受到余光/杂光的干扰,从而影响后续辨识判读的准确性。
又,传统具有凹槽(cavity)结构的塑料引线芯片载体封装(Plastic Leaded ChipCarrier,PLCC)基板,为一种结合铜材与高功能热固性塑料的支架,但因受限于电子线路线宽及模具厚度,所以在降低封装尺寸及厚度方面存在一定的限制,难以顺应现今产品轻薄短小的趋势。
有鉴于此,本发明提供了一种指纹感测辨识封装结构,除了能够有效避免余光/杂光的干扰而降低取像质量,同时可减少封装结构的体积,不但有别于现有结构,更能有效克服其存在的各种问题;其具体架构及实施方式将详述于下。
发明内容
本发明的主要目的在于提供一种指纹感测辨识封装结构,其是在基板本体设置多个凹槽,以分别容置感测芯片和发光元件,使感测芯片和发光元件间无须增设遮光结构,而是直接通过凹槽间所形成的隔墙,即可有效阻挡发光元件的光源直接或间接照射于感测芯片,从而提高影像撷取的可靠性并增加辨识能力。
本发明的另一目的在于提供一种指纹感测辨识封装结构,不仅无须增设遮光结构,且基板和导电线路可通过加压烧结而成为一体成型的结构,并将此结构与感测芯片及发光元件结合在一起,再以封装胶层进行填充,来完成封装,其制作过程简易,也同时将元件体积减小至最精简程度。
为了达到上述目的,本发明公开了一种指纹感测辨识封装结构,主要特征是基板具有第一表面及第二表面,其第一表面一体成形有一第一凹槽及至少一第二凹槽,分别用以容置一感测芯片及至少一发光元件。
进一步,第一凹槽与第二凹槽为相邻且于其相邻处形成有至少一隔墙,通过此隔墙可将感测芯片和发光元件予以隔离,从而可达到遮光效果。
具体而言,基板为绝缘基板;较佳的,绝缘基板可为陶瓷基板。
具体而言,指纹感测辨识封装结构还包括有导电线路,导电线路设置于第一凹槽及第二凹槽,以分别电性连接至感测芯片与发光元件。
具体而言,指纹感测辨识封装结构还包括封装胶层,封装胶层填充于第一凹槽与第二凹槽,以分别覆盖感测芯片与发光元件。
具体而言,发光元件为发光二极管;较佳的,发光二极管可为红外线发光二极管。
具体而言,封装胶层为环氧树脂或硅胶。
下面通过具体实施例配合所附的图式详加说明,当更容易了解本发明的目的、技术内容、特点及其所达成的功效。
附图说明
图1为现有的指纹感测辨识封装结构的剖面图;
图2为本发明的实施例所提供的指纹感测辨识封装结构的基板的立体图;
图3A和图3B分别为本发明的实施例所提供的指纹感测辨识封装结构的基板的第一表面和第二表面的平面图;
图4为本发明的实施例所提供的指纹感测辨识封装结构的剖面图;
图5为本发明的实施例所提供的指纹感测辨识封装结构的制造方法的流程图;
图6A-图6C为本发明的实施例所提供的指纹感测辨识封装结构的制造方法中对应各步骤的结构剖面图。
附图标记说明:10-指纹感测辨识封装结构;20-发光二极管;30-感测芯片;40-遮光结构;50-基板;51-第一凹槽;52-第二凹槽;53-导电线路;54-导电线路;55-导电线路;56-隔墙;60-感测芯片;70-发光元件;80-封装胶层;90-指纹感测辨识封装结构。
具体实施方式
如图2所示为本发明的实施例所提供的指纹感测辨识封装结构的基板50的立体图。此指纹感测辨识封装结构包括有一体成形的基板50,基板50的上表面在此定义为第一表面,下表面在此定义为第二表面,且其第一表面设置有第一凹槽51与第二凹槽52,第二凹槽52的数量可为一个或多个。此基板50用于指纹感测辨识封装中,可作为感测芯片和发光元件所配置的载板,并分别通过第一凹槽51容置感测芯片、通过第二凹槽52容置发光元件(此部分容后详述)。特别的是,由于第一凹槽51和第二凹槽52为一体成形于基板50的结构,第一凹槽51与第二凹槽52彼此相邻,且于相邻的第一凹槽51与第二凹槽52间会形成隔墙56,隔墙56的数量亦可为一个或多个;此隔墙56具有如同现有技术中的遮光结构的作用,但会在成型过程中自然形成,不需额外安装。
另外,如图3A和图3B所示,分别为本发明的实施例所提供的指纹感测辨识封装结构的基板50的第一表面和第二表面的平面图。本实施例中,导电线路53-55制作(例如利用加压烧结方式)于基板50内,如图3A所示,其一端在此定义为第一表面的导电线路53、54分别露出于基板50的第一凹槽51底部及第二凹槽52底部,来作为内部电性接点,以分别电性连接于感测芯片与发光元件,如图3B所示,另一端在此定义为第二表面的导电线路55则露出于基板50的第二表面,以连接到外部元件。
如图4所示为本发明的实施例所提供的指纹感测辨识封装结构90的剖面图。此指纹感测辨识封装结构90主要由基板50、感测芯片60、发光元件70及封装胶层80构成。如前所述,基板50的第一表面一体成形有第一凹槽51及第二凹槽52,且第一凹槽51及第二凹槽52间的相邻处形成有一隔墙56;基板50可为绝缘基板,较佳则使用陶瓷基板,例如为高温共烧陶瓷(High-Temperature Co-fired Ceramics,HTCC)或低温共烧陶瓷(Low-TemperatureCo-fired Ceramics,LTCC)的氧化铝陶瓷基板。详细而言,如图3A和图3B所示,基板50的内部包含有导电线路53-55,且导电线路53-55分别露出于基板50第一表面的第一凹槽51、第二凹槽52及基板50第二表面。感测芯片60安装于第一凹槽51内,用以撷取指纹影像。发光元件70安装于第二凹槽52内,用以作为光源;其中发光元件70可为发光二极管,较佳则为红外线发光二极管,且发光元件70的数量可为一个或多个,每个发光元件70对应设置于每个第二凹槽52。封装胶层80填充于第一凹槽51与第二凹槽52内,并将感测芯片60及发光元件70予以完整覆盖,以保护感测芯片60和发光元件70;封装胶层80的材料可为环氧树脂或硅胶。
上述实施例中,基板50本体若选用陶瓷基板,会有利于通过加压烧结方式将基板50和导电线路53-55一体成形,来进行后续的指纹感测辨识封装;进一步而言,此基板50和导电线路53-55为一体成形的结构,可用来与感测芯片60及发光元件70结合在一起,使得指纹感测辨识封装的制造过程可更为精简化,以下即对于此封装制程的详细内容进行说明。
接着,如图5所示为本发明的实施例所提供的指纹感测辨识封装结构的制造方法的流程图;同时,如图6A-图6C所示为本发明的实施例所提供的指纹感测辨识封装结构的制造方法中对应各步骤的结构剖面图。该制造造流程包括如下步骤:
首先,见步骤S10,如图6A所示,提供一基板50;本实施例采用陶瓷基板50,可通过加压烧结方式,将基板50及导电线路53-55经加压成形而烧结成为一体,且于基板50的第一表面形成有第一凹槽51和第二凹槽52,第一凹槽51和第二凹槽52间的相邻处形成有隔墙56,并且,让导电线路53、54分别露出于基板50的第一凹槽51底部及第二凹槽52底部,让导电线路55露出于基板50的第二表面;如图3A和图3B所示。
然后,见步骤S20,如图6B所示,将感测芯片60安装于基板50第一表面的第一凹槽51内,使感测芯片60与第一凹槽51底部的导电线路53达成电性连接,同时,将发光元件70安装于基板50第一表面的第二凹槽52内,使发光元件70与第二凹槽52底部的导电线路54电性连接。
最后,见步骤S30,如图6C所示,再以环氧树脂或硅胶材料的光学胶(optical gel)填充于第一凹槽51与第二凹槽52内,并将基板50的第一表面、感测芯片60及发光元件70予以覆盖,从而完成封装,并制得本实施例的指纹感测辨识封装结构90。
上述实施例中,感测芯片60与第一凹槽51、第二凹槽52、发光元件60的形状、数量、相对位置等关仅为一示例,并不以此为限,任何与本案精神均等者皆不脱离本发明的范畴。
本发明提供的指纹感测辨识封装结构于基板本体设有相邻接的多个凹槽,除了可作为感测芯片和发光元件的容置空间,同时可通过凹槽间所具有的隔墙达到感测芯片和发光元件间的遮光效果,有效阻挡余光/杂光的干扰,可提升感测芯片的影像撷取效果,提高指纹辨识的真实度和准确性。另外,本发明也无须额外设置遮光结构,且相较于传统具有凹槽结构的PLCC基板,本发明约能减少70%以上的封装尺寸和厚度。进一步地,本发明可采用一体成形的陶瓷基板,将基板与导电线路一同压合并烧结为一体,后续再与感测芯片和发光元件结合,并进行封胶,藉此,可同时薄化封装结构并简化封装制程。
以上所述的实施例仅是为说明本发明的技术思想及特点,其目的在使熟习此项技艺的人士能够了解本发明的内容并据以实施,当不能以的限定本发明的专利范围,即大凡依本发明所揭示的精神所作的均等变化或修饰,仍应涵盖在本发明的保护范围内。

Claims (9)

1.一种指纹感测辨识封装结构,其特征在于,包括:
一基板,该基板具有一第一表面及一第二表面,该第一表面一体成形有一第一凹槽及至少一第二凹槽,分别用以容置一感测芯片及至少一发光元件。
2.根据权利要求1所述的指纹感测辨识封装结构,其特征在于,该基板为绝缘基板。
3.根据权利要求2所述的指纹感测辨识封装结构,其特征在于,该绝缘基板为陶瓷基板。
4.根据权利要求1所述的指纹感测辨识封装结构,其特征在于,该第一凹槽及该第二凹槽为相邻且于该相邻处形成至少一隔墙,以隔离该感测芯片和该发光元件。
5.根据权利要求1所述的指纹感测辨识封装结构,其特征在于,还包括一导电线路,该导电线路设置于该第一凹槽及该第二凹槽,以分别电性连接至该感测芯片与该发光元件。
6.根据权利要求1所述的指纹感测辨识封装结构,其特征在于,还包括一封装胶层,该封装胶层填充于该第一凹槽与该第二凹槽,以分别覆盖该感测芯片与该发光元件。
7.根据权利要求1所述的指纹感测辨识封装结构,其特征在于,该发光元件为发光二极管。
8.根据权利要求7所述的指纹感测辨识封装结构,其特征在于,该发光二极管为红外线发光二极管。
9.根据权利要求1所述的指纹感测辨识封装结构,其特征在于,该封装胶层为环氧树脂或硅胶。
CN201611192412.5A 2016-11-23 2016-12-21 指纹感测辨识封装结构 Pending CN106971984A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201662425715P 2016-11-23 2016-11-23
US62/425,715 2016-11-23

Publications (1)

Publication Number Publication Date
CN106971984A true CN106971984A (zh) 2017-07-21

Family

ID=59335033

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201621416030.1U Expired - Fee Related CN206602107U (zh) 2016-11-23 2016-12-21 指纹感测辨识封装结构
CN201611192412.5A Pending CN106971984A (zh) 2016-11-23 2016-12-21 指纹感测辨识封装结构

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN201621416030.1U Expired - Fee Related CN206602107U (zh) 2016-11-23 2016-12-21 指纹感测辨识封装结构

Country Status (4)

Country Link
US (3) US20180144172A1 (zh)
CN (2) CN206602107U (zh)
TW (2) TW201820491A (zh)
WO (1) WO2018094855A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108364970A (zh) * 2018-04-20 2018-08-03 苏州晶方半导体科技股份有限公司 一种影像传感芯片的封装结构及其封装方法
CN113343829A (zh) * 2019-05-29 2021-09-03 深圳市汇顶科技股份有限公司 指纹识别装置和电子设备

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN206602107U (zh) * 2016-11-23 2017-10-31 创智能科技股份有限公司 指纹感测辨识封装结构
CN110077657B (zh) * 2018-01-26 2021-03-09 致伸科技股份有限公司 指纹辨识模块包装方法
US10714454B2 (en) * 2018-08-14 2020-07-14 Semiconductor Components Industries, Llc Stack packaging structure for an image sensor
CN109543618A (zh) 2018-11-23 2019-03-29 京东方科技集团股份有限公司 显示器件、显示装置及显示器件的制备方法
CN111673709B (zh) * 2020-06-30 2022-07-08 天津大学 基于上转换长余辉材料的指纹识别机器人装置及控制方法
EP4115408A1 (en) * 2020-07-06 2023-01-11 Google LLC Under-display sensor operation
TWI761898B (zh) * 2020-07-30 2022-04-21 大立光電股份有限公司 光學指紋辨識系統及光學指紋辨識裝置
CN112367773A (zh) * 2020-10-28 2021-02-12 安徽瑞迪微电子有限公司 Dbc基板与芯片焊接方法
TWM612841U (zh) * 2021-02-19 2021-06-01 安帝司股份有限公司 指紋辨識智慧卡
DE102021112447A1 (de) * 2021-05-12 2022-11-17 Infineon Technologies Ag Chipkarten-Biometrie-Sensor-Bauteil, Chipkarte, Verfahren zum Bilden eines Chipkarten-Biometrie-Sensor-Bauteils und Verfahren zum Bilden einer Chipkarte

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101777602A (zh) * 2008-11-04 2010-07-14 罗姆股份有限公司 反射型光断续器
US20110024627A1 (en) * 2009-07-31 2011-02-03 Avago Technologies Ecbu (Singapore) Pte. Ltd. Proximity Sensor with Ceramic Housing and Light Barrier
CN202977376U (zh) * 2012-11-27 2013-06-05 标准科技股份有限公司 传感器封装模块
US20140340302A1 (en) * 2013-05-16 2014-11-20 Analog Devices, Inc. Integrated gesture sensor module
CN206602107U (zh) * 2016-11-23 2017-10-31 创智能科技股份有限公司 指纹感测辨识封装结构

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5963679A (en) * 1996-01-26 1999-10-05 Harris Corporation Electric field fingerprint sensor apparatus and related methods
US20040252867A1 (en) * 2000-01-05 2004-12-16 Je-Hsiung Lan Biometric sensor
WO2001091193A2 (en) * 2000-05-23 2001-11-29 Atmel Corporation Integrated ic chip package for electronic image sensor die
JP2003233805A (ja) * 2001-12-04 2003-08-22 Canon Inc 画像入力装置
JP2003298888A (ja) * 2002-04-02 2003-10-17 Konica Corp 撮像装置の製造方法
EP1353292B1 (en) * 2002-04-12 2011-10-26 STMicroelectronics (Research & Development) Limited Biometric sensor apparatus and methods
JP3684233B2 (ja) * 2002-05-14 2005-08-17 キヤノン株式会社 指紋入力装置及びその製造方法
WO2006041780A1 (en) * 2004-10-04 2006-04-20 Validity Sensors, Inc. Fingerprint sensing assemblies comprising a substrate
TWI289916B (en) * 2006-03-24 2007-11-11 Advanced Semiconductor Eng Chip package and package process thereof
TWM363080U (en) * 2009-01-21 2009-08-11 Pixart Imaging Inc Packaging structure
US8487914B2 (en) * 2009-06-18 2013-07-16 Avago Technologies General Ip (Singapore) Pte. Ltd. Optical fingerprint navigation device with light guide film
CN201440413U (zh) * 2009-01-23 2010-04-21 原相科技股份有限公司 封装结构
TWI671811B (zh) * 2009-05-12 2019-09-11 美國伊利諾大學理事會 用於可變形及半透明顯示器之超薄微刻度無機發光二極體之印刷總成
CN102157510B (zh) * 2010-02-12 2013-11-06 亿光电子工业股份有限公司 近接传感器封装结构及其制作方法
US8378508B2 (en) * 2010-03-05 2013-02-19 Authentec, Inc. Integrally molded die and bezel structure for fingerprint sensors and the like
CN102918546B (zh) * 2010-04-15 2016-05-11 苹果公司 包括电容透镜的手指传感器及其相关方法
JP4902768B2 (ja) * 2010-05-11 2012-03-21 シャープ株式会社 光ポインティング装置およびそれを備えた電子機器
US20120274607A1 (en) * 2011-04-29 2012-11-01 Avago Technologies Ecbu Ip (Singapore) Pte. Ltd. Optical finger navigation device
TW201419496A (zh) * 2012-11-02 2014-05-16 Standard Technology Service Inc 具有感應裝置的載板封裝結構及具有感應裝置的載板封裝結構製作方法
CN203179863U (zh) * 2013-03-19 2013-09-04 标准科技股份有限公司 立体电路封装结构
US20150071648A1 (en) * 2013-09-10 2015-03-12 Qualcomm Incorporated Display-to-display data transmission
US9697409B2 (en) * 2013-09-10 2017-07-04 Apple Inc. Biometric sensor stack structure
KR101869624B1 (ko) * 2013-11-22 2018-06-21 선전 구딕스 테크놀로지 컴퍼니, 리미티드 안전한 인체 지문 센서
WO2015101992A2 (en) * 2014-01-03 2015-07-09 Verifood, Ltd. Spectrometry systems, methods, and applications
US9843106B2 (en) * 2014-10-09 2017-12-12 Taiwan Semicondcutor Manufacturing Company, Ltd. Integrated fan out antenna and method of forming the same
WO2017049318A1 (en) * 2015-09-18 2017-03-23 Synaptics Incorporated Optical fingerprint sensor package
TWI556177B (zh) * 2015-09-18 2016-11-01 Tong Hsing Electronic Ind Ltd 指紋感測裝置及其製造方法
WO2017183910A2 (en) * 2016-04-19 2017-10-26 Samsung Electronics Co., Ltd. Electronic device supporting fingerprint verification and method for operating the same

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101777602A (zh) * 2008-11-04 2010-07-14 罗姆股份有限公司 反射型光断续器
US20110024627A1 (en) * 2009-07-31 2011-02-03 Avago Technologies Ecbu (Singapore) Pte. Ltd. Proximity Sensor with Ceramic Housing and Light Barrier
CN202977376U (zh) * 2012-11-27 2013-06-05 标准科技股份有限公司 传感器封装模块
US20140340302A1 (en) * 2013-05-16 2014-11-20 Analog Devices, Inc. Integrated gesture sensor module
CN206602107U (zh) * 2016-11-23 2017-10-31 创智能科技股份有限公司 指纹感测辨识封装结构

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108364970A (zh) * 2018-04-20 2018-08-03 苏州晶方半导体科技股份有限公司 一种影像传感芯片的封装结构及其封装方法
CN113343829A (zh) * 2019-05-29 2021-09-03 深圳市汇顶科技股份有限公司 指纹识别装置和电子设备
CN113343829B (zh) * 2019-05-29 2024-04-09 深圳市汇顶科技股份有限公司 指纹识别装置和电子设备

Also Published As

Publication number Publication date
US20180144175A1 (en) 2018-05-24
TWM549446U (zh) 2017-09-21
WO2018094855A1 (zh) 2018-05-31
US20180144174A1 (en) 2018-05-24
US20180144172A1 (en) 2018-05-24
CN206602107U (zh) 2017-10-31
TW201820491A (zh) 2018-06-01
US10235555B2 (en) 2019-03-19

Similar Documents

Publication Publication Date Title
CN206602107U (zh) 指纹感测辨识封装结构
US6661167B2 (en) LED devices
CN107210342B (zh) 发光装置及其制造方法
CN107482099B (zh) 发光二极管封装结构
TWI527166B (zh) The package structure of the optical module
TW201826550A (zh) 光感測器封裝組件及其製造方法和電子設備
TWI645535B (zh) 具有抗靜電結構的指紋感測辨識裝置
US20150287891A1 (en) LED Packaging Structure Using Distant Fluorescent Powder Layer and Manufacturing Method Thereof
CN106653742B (zh) 邻近传感器、电子设备以及制造邻近传感器的方法
TW201537701A (zh) 具聚光結構之光學模組及其封裝方法
US20130015479A1 (en) Light emitting diode package and method of manufacturing the same
TW201505135A (zh) 光學模組的封裝結構
JP2018518059A (ja) 発光ダイオード装置および該発光ダイオード装置を製造するための方法
TW201824510A (zh) 遠距離感測器的封裝結構及其封裝方法
CN103633229A (zh) 发光二极管模组及其制造方法
TW201823766A (zh) 遠距離感測器的封裝結構
US11728321B2 (en) Optoelectronic component and manufacturing method
CN108256441A (zh) 指纹辨识装置、移动装置以及指纹辨识装置的制造方法
KR20180125578A (ko) 반사기를 구비한 소자 및 소자들을 제조하기 위한 방법
CN106816432A (zh) 具有抗静电结构的封装结构
US20110291137A1 (en) Light emitting device package
CN107195597A (zh) 光学式指纹感测封装结构及其制造方法
KR20040033193A (ko) 이미지 센서용 반도체 칩 패키지 및 제조 방법
JP2013183124A (ja) 半導体発光装置
JP2017527122A (ja) オプトエレクトロニクスモジュール

Legal Events

Date Code Title Description
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20170721

WD01 Invention patent application deemed withdrawn after publication