CN106601714A - 一种活动顶针内绝缘封装结构及其工艺方法 - Google Patents

一种活动顶针内绝缘封装结构及其工艺方法 Download PDF

Info

Publication number
CN106601714A
CN106601714A CN201710056080.6A CN201710056080A CN106601714A CN 106601714 A CN106601714 A CN 106601714A CN 201710056080 A CN201710056080 A CN 201710056080A CN 106601714 A CN106601714 A CN 106601714A
Authority
CN
China
Prior art keywords
fin
lead frame
plastic packaging
slide holder
packaging material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201710056080.6A
Other languages
English (en)
Inventor
王赵云
周正伟
张晶晶
李政
任尚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Changjiang Electronics Technology (suqian) Co Ltd
Original Assignee
Changjiang Electronics Technology (suqian) Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Changjiang Electronics Technology (suqian) Co Ltd filed Critical Changjiang Electronics Technology (suqian) Co Ltd
Priority to CN201710056080.6A priority Critical patent/CN106601714A/zh
Publication of CN106601714A publication Critical patent/CN106601714A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49558Insulating layers on lead frames, e.g. bridging members
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157Partial encapsulation or coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Moulds For Moulding Plastics Or The Like (AREA)

Abstract

本发明涉及一种活动顶针内绝缘封装结构的工艺方法,所述结构包括引线框架(1),所述引线框架(1)包括载片台(1.2)和引脚(1.1),所述载片台(1.2)上设置有芯片(2),所述芯片(2)与引线框架(1)的引脚(1.1)电性连接,所述引线框架(1)下方设置有散热片(5),所述引线框架(1)、芯片(2)、焊线(4)和散热片(5)外围均包封有塑封料(11),所述散热片(5)背面露出于塑封料(11)之外,所述散热片(5)中间设置有一开孔(8),所述开孔(8)内填充有塑封料(11)。本发明一种活动顶针内绝缘封装结构及其工艺方法,它能够解决传统通过陶瓷片绝缘的价格昂贵和绝缘性不可控的限制。

Description

一种活动顶针内绝缘封装结构及其工艺方法
技术领域
本发明涉及一种活动顶针内绝缘封装结构及其工艺方法,属于半导体封装技术领域。
背景技术
由于大功率MOS管发热量较大,而散热效果的优劣可以直接影响MOS管及设备的稳定性,因此通常会在大功率MOS管背面贴装散热器以提高大功率三极管的散热效率。然而,为保证其应用于高压环境中的大功率MOS管的绝缘性能,需要在制造的过程中采用绝缘措施将引线框架与散热器隔开。最常见的方法是把陶瓷片贴装于引线框架与散热器之间。这种绝缘措施有以下缺点:
1、陶瓷片的绝缘的绝缘性市场上优劣不等,需要繁琐的检验流程确定其绝缘性;
2、陶瓷片装片时如发生斜管将直接导致,芯片离载片台的距离不等,绝缘效果也不等;
3、陶瓷片的制作流程繁琐,市场价格昂贵。
发明内容
本发明所要解决的技术问题是针对上述现有技术提供一种活动顶针内绝缘封装结构及其工艺方法,它能够解决传统通过陶瓷片绝缘的价格昂贵和绝缘性的限制。
本发明解决上述问题所采用的技术方案为:一种活动顶针内绝缘封装结构,它包括引线框架,所述引线框架包括载片台和引脚,所述载片台上通过焊料设置有芯片,所述芯片通过焊线与引线框架的引脚电性连接,所述引线框架下方设置有散热片,所述引线框架、芯片、焊线和散热片外围均包封有塑封料,所述散热片背面露出于塑封料之外,所述散热片中间设置有一开孔,所述开孔内填充有塑封料。
所述载片台上设置有V形槽,所述V形槽位于芯片外围。
所述散热片背面四周边缘处设置有锁胶台阶。
一种活动顶针内绝缘封装结构的工艺方法,所述方法包括以下步骤:
步骤一、取一引线框架,引线框架包含载片台和引脚;
步骤二,在步骤一引线框架的载片台上涂覆导电或不导电粘结物质,然后在粘结物质上植入芯片;
步骤三,在芯片正面与引脚正面之间进行键合金属线作业;
步骤四,提供一散热片,散热片中间具有一开孔,散热片背面设有锁胶台阶;
步骤五,预置散热片至模具内,模具上对应散热片开孔位置具有一活动顶针,活动顶针穿过散热片的开孔并露出散热片上表面;
步骤六、将步骤三完成键合金属线作业的引线框架放入模具中,模具的顶针向上顶起载片台,使载片台下表面距离散热片上表面有一定距离;
步骤七、向模具内注入塑封料,注入塑封料后,散热片和载片台之间的间隙中会填充进塑封料,使散热片和载片台之间绝缘;
步骤八,活动顶针向下运动,未固化的塑封料填充进开孔中,使载片台背面完全包覆在塑封料中;
步骤九、将完成塑封的半成品进行切割或是冲切作业,使原本阵列式的塑封体切割或是冲切独立开来,制得一种活动顶针内绝缘封装结构。
所述金属线的材料采用金、银、铜、铝或是合金的材料。
所述金属丝的形状是丝状或是带状。
所述塑封料可以采用有填料物质或是无填料物质的环氧树脂。
与现有技术相比,本发明的优点在于:
本发明一种活动顶针内绝缘封装结构及其工艺方法,它通过塑封料进行绝缘,工艺简单,绝缘结构制造成本低。本发明散热片和载片台之间的绝缘层厚度可安需求进行调整,其绝缘效果可控。本发明能够解决传统通过陶瓷片绝缘的价格昂贵和绝缘性不可控的限制。
附图说明
图1为本发明一种活动顶针内绝缘封装结构的示意图。
图2~图10为本发明一种活动顶针内绝缘封装结构的工艺方法的各工序流程图。
其中:
引线框架1
引脚1.1
载片台1.2
芯片2
焊料3
焊线4
散热片5
V形槽6
锁胶台阶7
开孔8
模具9
顶针10
塑封料11。
具体实施方式
以下结合附图实施例对本发明作进一步详细描述。
如图1所示,本实施例中的一种活动顶针内绝缘封装结构,它包括引线框架1,所述引线框架1包括载片台1.2和引脚1.1,所述载片台1.2上通过焊料3设置有芯片2,所述芯片2通过焊线4与引线框架1的引脚1.1电性连接,所述引线框架1下方设置有散热片5,所述散热片5背面四周边缘处设置有锁胶台阶7,所述引线框架1、芯片2、焊线4和散热片5外围均包封有塑封料11,所述散热片5背面露出于塑封料11之外,所述散热片5中间设置有一开孔8,所述开孔8内填充有塑封料11;
所述载片台1.2上设置有V形槽6,所述V形槽6位于芯片2外围。
其工艺方法如下:
步骤一、参见图2,取一引线框架,引线框架包含载片台和引脚,载片台上设有V形槽;
步骤二,参见图3,在步骤一引线框架的载片台上涂覆导电或不导电粘结物质,然后在粘结物质上植入芯片;
步骤三,参见图4,在芯片正面与引脚正面之间进行键合金属线作业,所述金属线的材料采用金、银、铜、铝或是合金的材料,金属丝的形状可以是丝状也可以是带状;
步骤四,参见图5,提供一散热片,散热片中间具有一开孔,散热片背面设有锁胶台阶;
步骤五,参见图6,预置散热片至模具内,模具上对应散热片开孔位置具有一活动顶针,活动顶针穿过散热片的开孔并露出散热片上表面;
步骤六、参见图7,将步骤三完成键合金属线作业的引线框架放入模具中,模具的顶针向上顶起载片台,使载片台下表面距离散热片上表面有一定距离;
步骤七、参见图8,向模具内注入塑封料,塑封料可以采用有填料物质或是无填料物质的环氧树脂。注入塑封料后,散热片和载片台之间的间隙中会填充进塑封料,使散热片和载片台之间绝缘;
步骤八,参见图9,活动顶针向下运动,未固化的塑封料填充进开孔中,使载片台背面完全包覆在塑封料中;
步骤九、参见图10,将完成塑封的半成品进行切割或是冲切作业,使原本阵列式的塑封体切割或是冲切独立开来,制得一种活动顶针内绝缘封装结构。
除上述实施例外,本发明还包括有其他实施方式,凡采用等同变换或者等效替换方式形成的技术方案,均应落入本发明权利要求的保护范围之内。

Claims (7)

1.一种活动顶针内绝缘封装结构,其特征在于:它包括引线框架(1),所述引线框架(1)包括载片台(1.2)和引脚(1.1),所述载片台(1.2)上通过焊料(3)设置有芯片(2),所述芯片(2)通过焊线(4)与引线框架(1)的引脚(1.1)电性连接,所述引线框架(1)下方设置有散热片(5),所述引线框架(1)、芯片(2)、焊线(4)和散热片(5)外围均包封有塑封料(11),所述散热片(5)背面露出于塑封料(11)之外,所述散热片(5)中间设置有一开孔(8),所述开孔(8)内填充有塑封料(11)。
2.根据权利要求1所述的一种活动顶针内绝缘封装结构,其特征在于:所述载片台(1.2)上设置有V形槽(6),所述V形槽(6)位于芯片(2)外围。
3.根据权利要求1所述的一种活动顶针内绝缘封装结构,其特征在于:所述散热片(5)背面四周边缘处设置有锁胶台阶(7)。
4.一种活动顶针内绝缘封装结构的工艺方法,其特征在于所述方法包括以下步骤:
步骤一、取一引线框架,引线框架包含载片台和引脚;
步骤二,在步骤一引线框架的载片台上涂覆导电或不导电粘结物质,然后在粘结物质上植入芯片;
步骤三,在芯片正面与引脚正面之间进行键合金属线作业;
步骤四,提供一散热片,散热片中间具有一开孔,散热片背面设有锁胶台阶;
步骤五,预置散热片至模具内,模具上对应散热片开孔位置具有一活动顶针,活动顶针穿过散热片的开孔并露出散热片上表面;
步骤六、将步骤三完成键合金属线作业的引线框架放入模具中,模具的顶针向上顶起载片台,使载片台下表面距离散热片上表面有一定距离;
步骤七、向模具内注入塑封料,注入塑封料后,散热片和载片台之间的间隙中会填充进塑封料,使散热片和载片台之间绝缘;
步骤八,活动顶针向下运动,未固化的塑封料填充进开孔中,使载片台背面完全包覆在塑封料中;
步骤九、将完成塑封的半成品进行切割或是冲切作业,使原本阵列式的塑封体切割或是冲切独立开来,制得一种活动顶针内绝缘封装结构。
5.根据权利要求4所述的一种活动顶针内绝缘封装结构的工艺方法,其特征在于:所述金属线的材料采用金、银、铜、铝或是合金的材料。
6.根据权利要求4所述的一种活动顶针内绝缘封装结构的工艺方法,其特征在于:所述金属丝的形状是丝状或是带状。
7.根据权利要求4所述的一种活动顶针内绝缘封装结构的工艺方法,其特征在于:所述塑封料可以采用有填料物质或是无填料物质的环氧树脂。
CN201710056080.6A 2017-01-25 2017-01-25 一种活动顶针内绝缘封装结构及其工艺方法 Pending CN106601714A (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710056080.6A CN106601714A (zh) 2017-01-25 2017-01-25 一种活动顶针内绝缘封装结构及其工艺方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710056080.6A CN106601714A (zh) 2017-01-25 2017-01-25 一种活动顶针内绝缘封装结构及其工艺方法

Publications (1)

Publication Number Publication Date
CN106601714A true CN106601714A (zh) 2017-04-26

Family

ID=58586225

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710056080.6A Pending CN106601714A (zh) 2017-01-25 2017-01-25 一种活动顶针内绝缘封装结构及其工艺方法

Country Status (1)

Country Link
CN (1) CN106601714A (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117316786A (zh) * 2023-11-24 2023-12-29 华羿微电子股份有限公司 一种控制全包封产品绝缘不良的方法
CN117334663A (zh) * 2023-09-28 2024-01-02 海信家电集团股份有限公司 智能功率模块和智能功率模块的制造方法

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5766985A (en) * 1991-12-05 1998-06-16 Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno Process for encapsulating a semiconductor device having a heat sink
US20080036057A1 (en) * 2006-08-10 2008-02-14 Vishay General Semiconductor Llc Semiconductor device having improved heat dissipation capabilities
CN104385534A (zh) * 2014-11-18 2015-03-04 佛山市蓝箭电子股份有限公司 一种塑封模具结构
CN105632947A (zh) * 2015-12-24 2016-06-01 合肥祖安投资合伙企业(有限合伙) 一种半导体器件的封装结构及其制造方法
CN206412355U (zh) * 2017-01-25 2017-08-15 长电科技(宿迁)有限公司 一种活动顶针内绝缘封装结构

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5766985A (en) * 1991-12-05 1998-06-16 Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno Process for encapsulating a semiconductor device having a heat sink
US20080036057A1 (en) * 2006-08-10 2008-02-14 Vishay General Semiconductor Llc Semiconductor device having improved heat dissipation capabilities
CN104385534A (zh) * 2014-11-18 2015-03-04 佛山市蓝箭电子股份有限公司 一种塑封模具结构
CN105632947A (zh) * 2015-12-24 2016-06-01 合肥祖安投资合伙企业(有限合伙) 一种半导体器件的封装结构及其制造方法
CN206412355U (zh) * 2017-01-25 2017-08-15 长电科技(宿迁)有限公司 一种活动顶针内绝缘封装结构

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117334663A (zh) * 2023-09-28 2024-01-02 海信家电集团股份有限公司 智能功率模块和智能功率模块的制造方法
CN117316786A (zh) * 2023-11-24 2023-12-29 华羿微电子股份有限公司 一种控制全包封产品绝缘不良的方法
CN117316786B (zh) * 2023-11-24 2024-03-12 华羿微电子股份有限公司 一种控制全包封产品绝缘不良的方法

Similar Documents

Publication Publication Date Title
CN102790513B (zh) 电源模块和电源模块的封装方法
US7402459B2 (en) Quad flat no-lead (QFN) chip package assembly apparatus and method
CN103682030B (zh) Led、led装置及led制作工艺
CN102231372B (zh) 多圈排列无载体ic芯片封装件及其生产方法
CN106601714A (zh) 一种活动顶针内绝缘封装结构及其工艺方法
CN103985692A (zh) Ac-dc电源电路的封装结构及其封装方法
CN108417499A (zh) 空腔封装结构及其制造方法
CN102593090B (zh) 具有安装在隔离引线的基座上的管芯的引线框封装
CN102222658B (zh) 多圈排列ic芯片封装件及其生产方法
CN105531816B (zh) 半导体装置及其制造方法
CN106463417A (zh) 半导体装置的制造方法
CN206412355U (zh) 一种活动顶针内绝缘封装结构
CN206412343U (zh) 一种固定顶针内绝缘封装结构
CN106935520A (zh) 一种内绝缘封装结构及其制造工艺
CN103606539A (zh) 一种基于框架采用开孔优化技术的扁平封装件及其制作工艺
CN101764114A (zh) 一种倒装式封装结构及其制作方法
CN106783764A (zh) 一种固定顶针内绝缘封装结构及其工艺方法
CN109256368A (zh) Sot23-x引线框架及其封装方法
CN205319149U (zh) 半导体封装体
CN208923119U (zh) 一种功率半导体贴片封装结构
CN107808872B (zh) 一种腔体向下的球栅阵列塑料封装制备方法
CN104112811B (zh) 一种led的封装方法
CN204348709U (zh) 一种微型智能卡
CN215069963U (zh) 芯片封装结构中的金属衬底层
CN106920785A (zh) 一种内绝缘封装结构的制造工艺

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20170426

WD01 Invention patent application deemed withdrawn after publication