CN206412343U - 一种固定顶针内绝缘封装结构 - Google Patents

一种固定顶针内绝缘封装结构 Download PDF

Info

Publication number
CN206412343U
CN206412343U CN201720096675.XU CN201720096675U CN206412343U CN 206412343 U CN206412343 U CN 206412343U CN 201720096675 U CN201720096675 U CN 201720096675U CN 206412343 U CN206412343 U CN 206412343U
Authority
CN
China
Prior art keywords
fin
lead frame
slide holder
chip
encapsulating structure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201720096675.XU
Other languages
English (en)
Inventor
王赵云
周正伟
徐赛
徐郡祥
张波
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Changjiang Electronics Technology (suqian) Co Ltd
Original Assignee
Changjiang Electronics Technology (suqian) Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Changjiang Electronics Technology (suqian) Co Ltd filed Critical Changjiang Electronics Technology (suqian) Co Ltd
Priority to CN201720096675.XU priority Critical patent/CN206412343U/zh
Application granted granted Critical
Publication of CN206412343U publication Critical patent/CN206412343U/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

本实用新型涉及一种固定顶针内绝缘封装结构,它包括引线框架(1),所述引线框架(1)包括载片台(1.2)和引脚(1.1),所述载片台(1.2)上设置有芯片(2),所述芯片(2)与引线框架(1)的引脚(1.1)电性连接,所述引线框架(1)下方设置有散热片(5),所述引线框架(1)、芯片(2)、焊线(4)和散热片(5)外围均包封有塑封料(11),所述散热片(5)背面露出于塑封料(11)之外,所述散热片(5)中间设置有一开孔(8),所述载片台(1.2)背面正对散热片(5)的开孔(8)位置暴露于塑封料(11)之外。本实用新型一种固定顶针内绝缘封装结构,它能够解决传统通过陶瓷片绝缘的价格昂贵和绝缘性不可控的限制。

Description

一种固定顶针内绝缘封装结构
技术领域
本实用新型涉及一种固定顶针内绝缘封装结构,属于半导体封装技术领域。
背景技术
由于大功率MOS管发热量较大,而散热效果的优劣可以直接影响MOS管及设备的稳定性,因此通常会在大功率MOS管背面贴装散热器以提高大功率三极管的散热效率。然而,为保证其应用于高压环境中的大功率MOS管的绝缘性能,需要在制造的过程中采用绝缘措施将引线框架与散热器隔开。最常见的方法是把陶瓷片贴装于引线框架与散热器之间。这种绝缘措施有以下缺点:
1、陶瓷片的绝缘的绝缘性市场上优劣不等,需要繁琐的检验流程确定其绝缘性;
2、陶瓷片装片时如发生斜管将直接导致,芯片离载片台的距离不等,绝缘效果也不等;
3、陶瓷片的制作流程繁琐,市场价格昂贵。
实用新型内容
本实用新型所要解决的技术问题是针对上述现有技术提供一种固定顶针内绝缘封装结构,它能够解决传统通过陶瓷片绝缘的价格昂贵和绝缘性的限制。
本实用新型解决上述问题所采用的技术方案为:一种固定顶针内绝缘封装结构,它包括引线框架,所述引线框架包括载片台和引脚,所述载片台上通过焊料设置有芯片,所述芯片通过焊线与引线框架的引脚电性连接,所述引线框架下方设置有散热片,所述引线框架、芯片、焊线和散热片外围均包封有塑封料,所述散热片背面露出于塑封料之外,所述散热片中间设置有一开孔,所述载片台背面正对散热片的开孔位置暴露于塑封料之外。
所述载片台上设置有V形槽,所述V形槽位于芯片外围。
所述散热片背面四周边缘处设置有锁胶台阶。
与现有技术相比,本实用新型的优点在于:
本实用新型一种固定顶针内绝缘封装结构,它通过塑封料进行绝缘,工艺简单,绝缘结构制造成本低。本实用新型散热片和载片台之间的绝缘层厚度可安需求进行调整,其绝缘效果可控。本实用新型能够解决传统通过陶瓷片绝缘的价格昂贵和绝缘性不可控的限制。
附图说明
图1为本实用新型一种固定顶针内绝缘封装结构的示意图。
图2~图9为本实用新型一种固定顶针内绝缘封装结构的工艺方法的各工序流程图。
其中:
引线框架1
引脚1.1
载片台1.2
芯片2
焊料3
焊线4
散热片5
V形槽6
锁胶台阶7
开孔8
模具9
顶针10
塑封料11。
具体实施方式
以下结合附图实施例对本实用新型作进一步详细描述。
如图1所示,本实施例中的一种固定顶针内绝缘封装结构,它包括引线框架1,所述引线框架1包括载片台1.2和引脚1.1,所述载片台1.2上通过焊料3设置有芯片2,所述芯片2通过焊线4与引线框架1的引脚1.1电性连接,所述引线框架1下方设置有散热片5,所述散热片5背面四周边缘处设置有锁胶台阶7,所述引线框架1、芯片2、焊线4和散热片5外围均包封有塑封料11,所述散热片5背面露出于塑封料11之外,所述散热片5中间设置有一开孔8,所述载片台1.2背面正对散热片5的开孔8位置暴露于塑封料11之外;
所述载片台1.2上设置有V形槽6,所述V形槽6位于芯片2外围。
其工艺方法如下:
步骤一、参见图2,取一引线框架,引线框架包含载片台和引脚,载片台上设有V形槽;
步骤二,参见图3,在步骤一引线框架的载片台上涂覆导电或不导电粘结物质,然后在粘结物质上植入芯片;
步骤三,参见图4,在芯片正面与引脚正面之间进行键合金属线作业,所述金属线的材料采用金、银、铜、铝或是合金的材料,金属丝的形状可以是丝状也可以是带状;
步骤四,参见图5,提供一散热片,散热片中间具有一开孔,散热片背面设有锁胶台阶;
步骤五,参见图6,预置散热片至模具内,模具上对应散热片开孔位置具有一顶针,顶针穿过散热片的开孔并露出散热片上表面;
步骤六、参见图7,将步骤三完成键合金属线作业的引线框架放入模具中,模具的顶针向上顶起载片台,使载片台下表面距离散热片上表面有一定距离;
步骤七、参见图8,向模具内注入塑封料,塑封料可以采用有填料物质或是无填料物质的环氧树脂。注入塑封料后,散热片和载片台之间的间隙中会填充进塑封料,使散热片和载片台之间绝缘;
步骤八、参见图9,将步骤七完成塑封的半成品进行切割或是冲切作业,使原本阵列式的塑封体切割或是冲切独立开来,制得一种固定顶针内绝缘封装结构。
除上述实施例外,本实用新型还包括有其他实施方式,凡采用等同变换或者等效替换方式形成的技术方案,均应落入本实用新型权利要求的保护范围之内。

Claims (3)

1.一种固定顶针内绝缘封装结构,其特征在于:它包括引线框架(1),所述引线框架(1)包括载片台(1.2)和引脚(1.1),所述载片台(1.2)上通过焊料(3)设置有芯片(2),所述芯片(2)通过焊线(4)与引线框架(1)的引脚(1.1)电性连接,所述引线框架(1)下方设置有散热片(5),所述引线框架(1)、芯片(2)、焊线(4)和散热片(5)外围均包封有塑封料(11),所述散热片(5)背面露出于塑封料(11)之外,所述散热片(5)中间设置有一开孔(8),所述载片台(1.2)背面正对散热片(5)的开孔(8)位置暴露于塑封料(11)之外。
2.根据权利要求1所述的一种固定顶针内绝缘封装结构,其特征在于:所述载片台(1.2)上设置有V形槽(6),所述V形槽(6)位于芯片(2)外围。
3.根据权利要求1所述的一种固定顶针内绝缘封装结构,其特征在于:所述散热片(5)背面四周边缘处设置有锁胶台阶(7)。
CN201720096675.XU 2017-01-25 2017-01-25 一种固定顶针内绝缘封装结构 Active CN206412343U (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201720096675.XU CN206412343U (zh) 2017-01-25 2017-01-25 一种固定顶针内绝缘封装结构

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201720096675.XU CN206412343U (zh) 2017-01-25 2017-01-25 一种固定顶针内绝缘封装结构

Publications (1)

Publication Number Publication Date
CN206412343U true CN206412343U (zh) 2017-08-15

Family

ID=59557960

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201720096675.XU Active CN206412343U (zh) 2017-01-25 2017-01-25 一种固定顶针内绝缘封装结构

Country Status (1)

Country Link
CN (1) CN206412343U (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106783764A (zh) * 2017-01-25 2017-05-31 长电科技(宿迁)有限公司 一种固定顶针内绝缘封装结构及其工艺方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106783764A (zh) * 2017-01-25 2017-05-31 长电科技(宿迁)有限公司 一种固定顶针内绝缘封装结构及其工艺方法

Similar Documents

Publication Publication Date Title
CN102222657B (zh) 多圈排列双ic芯片封装件及其生产方法
US9633933B2 (en) Lead frame with anchor-shaped lead
CN103824834B (zh) 一种具有改进型封装结构的半导体器件及其制造方法
US20190341338A1 (en) Preformed lead frame and lead frame package made from the same
CN106898591A (zh) 一种散热的多芯片框架封装结构及其制备方法
CN102842556B (zh) 双面外露的半导体器件及其制作方法
CN102231372B (zh) 多圈排列无载体ic芯片封装件及其生产方法
CN101404274B (zh) 三引脚电子器件封装用引线框架、封装结构及其封装方法
CN206412343U (zh) 一种固定顶针内绝缘封装结构
CN206412355U (zh) 一种活动顶针内绝缘封装结构
CN102222658B (zh) 多圈排列ic芯片封装件及其生产方法
CN106601714A (zh) 一种活动顶针内绝缘封装结构及其工艺方法
CN106935520A (zh) 一种内绝缘封装结构及其制造工艺
CN201435388Y (zh) 一种用于mosfet封装的引线框架
US10937728B2 (en) Preformed lead frame and lead frame package made from the same
CN106783764A (zh) 一种固定顶针内绝缘封装结构及其工艺方法
CN109256368A (zh) Sot23-x引线框架及其封装方法
CN209000902U (zh) 一种框架类产品增强散热的封装结构
CN208923119U (zh) 一种功率半导体贴片封装结构
CN203277361U (zh) 导线架及其封装构造
CN107808872B (zh) 一种腔体向下的球栅阵列塑料封装制备方法
CN109300873A (zh) 适用于to252的引脚交错型多排引线框架
CN105633051A (zh) 部分框架外露多芯片多搭平铺夹芯封装结构及其工艺方法
CN101447465B (zh) 一种大尺寸非接触模块封装用金属载带
CN110970374A (zh) 一种倒装功率器件封装结构

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant