CN105336597B - 一种全包围栅结构的制备方法 - Google Patents
一种全包围栅结构的制备方法 Download PDFInfo
- Publication number
- CN105336597B CN105336597B CN201510703584.3A CN201510703584A CN105336597B CN 105336597 B CN105336597 B CN 105336597B CN 201510703584 A CN201510703584 A CN 201510703584A CN 105336597 B CN105336597 B CN 105336597B
- Authority
- CN
- China
- Prior art keywords
- layer
- gate structure
- fin
- around
- preparation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000002360 preparation method Methods 0.000 title claims abstract description 22
- 238000000034 method Methods 0.000 claims abstract description 23
- 239000000758 substrate Substances 0.000 claims abstract description 23
- 239000004065 semiconductor Substances 0.000 claims abstract description 18
- 238000005516 engineering process Methods 0.000 claims abstract description 16
- 230000008569 process Effects 0.000 claims abstract description 8
- 230000004888 barrier function Effects 0.000 claims description 18
- 239000000463 material Substances 0.000 claims description 16
- 239000002131 composite material Substances 0.000 claims description 14
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 13
- 229910052710 silicon Inorganic materials 0.000 claims description 10
- 239000010703 silicon Substances 0.000 claims description 10
- 238000005530 etching Methods 0.000 claims description 9
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical group O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 6
- 230000026267 regulation of growth Effects 0.000 claims description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 6
- 238000001259 photo etching Methods 0.000 claims description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 4
- 229920005591 polysilicon Polymers 0.000 claims description 4
- 229910000449 hafnium oxide Inorganic materials 0.000 claims description 3
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 claims description 3
- 239000000377 silicon dioxide Substances 0.000 claims description 3
- 238000001039 wet etching Methods 0.000 claims description 3
- 238000004519 manufacturing process Methods 0.000 abstract description 8
- 230000008901 benefit Effects 0.000 abstract description 7
- 238000010586 diagram Methods 0.000 description 8
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000011161 development Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- RQMMPEWEOUNPCT-UHFFFAOYSA-N [O-2].[O-2].[Ti+4].[Hf+4] Chemical compound [O-2].[O-2].[Ti+4].[Hf+4] RQMMPEWEOUNPCT-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000007717 exclusion Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76865—Selective removal of parts of the layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7855—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with at least two independent gates
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Thin Film Transistor (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
本发明属于半导体集成电路制造工艺技术领域,公开了一种全包围栅结构的制备方法,首先在半导体衬底上形成掩埋栅极层,然后在非掩埋栅极层区域形成外延层,并平坦化与掩埋栅极层相平,接着在其上方形成鳍片结构,最后形成横跨及包围鳍片结构的栅极结构,本发明中的栅极结构以全包围的形式从四面有效地控制沟道,相比于双栅极结构以及三栅极结构,增加了沟道的宽度从而使得沟道的有效面积得到提升。本发明在保证所需要的器件特性的同时,解决了现有技术存在的工艺复杂、成本高的问题,具有方法简便,可与现有的集成电路平面工艺相兼容,具有成本低、易于实施等优点。
Description
技术领域
本发明属于半导体集成电路制造工艺技术领域,具体的,涉及一种全包围栅结构的制备方法。
背景技术
半导体集成电路(IC)工业经历了迅速的发展。在IC的发展过程中,通常增大了功能密度(即每个芯片区域的互连器件的数量),而减小了几何尺寸(即使用制造工艺可以制造的最小器件或互连线)。这种按比例缩小的工艺优点在于提高了生产效率并且降低了相关费用。同时,这种按比例缩小的工艺也增加了处理和制造IC的复杂性。
在寻求更高的器件密度、更高的性能以及更低的费用的过程中,随着集成电路工艺持续发展到纳米技术工艺节点,一些制造厂商已经开始考虑如何从平面CMOS晶体管向三维鳍式场效应管(FinFET)器件结构的过渡问题。与平面晶体管相比,FinFET器件由于改进了对沟道的控制,从而减小了短沟道效应。
制造和设计中的挑战推动了FinFET器件的发展。目前,FinFET已出现在20nm技术代的应用中。尽管现有的FinFET器件以及制造FinFET器件的方法已大体上满足了其预期目的,但并不是在所有方面都能够完全令人满意。
FinFET器件是一种多栅MOS器件。按照栅极数目的不同,可以将FinFET划分为双栅FinFET、三栅FinFET以及可四面控制的全包围栅(Gate-all-around)FinFET。
其中,双栅FinFET具有两个栅极,分别位于鳍体(Fin)的两侧,可以分别独立控制鳍体的沟道电流。在实际应用中,双栅FinFET常用于要求具有低漏电流的核心逻辑电路。
三栅FinFET具有三个栅极,鳍体的两侧面各有一个栅极,另外一个栅极在鳍体的顶部。栅极及Fin(鳍)通过其下方的绝缘层与衬底相隔离。三栅FinFET的Fin结构有的是在SOI(Silicon On Insulator,绝缘体上硅)上形成的,有的是直接从硅衬底上直接得到。三栅FinFET的好处是,由于鳍体的三个侧面都受到栅极的控制,所以比传统的MOS结构能更好地控制有源区中的载流子,提供更大的驱动电流,因而提高了器件性能。目前广泛应用的FinFET器件,基本上是三面控制的三栅FinFET。
随着对器件性能不断提出的更高要求,催生了四面控制的全包围栅结构。全包围栅结构能更加有效地提高栅极控制能力、抑制短沟道效应。
目前的全包围栅结构基本上都是采用悬栅结构,其形成方法主要是:
首先,采用平面工艺形成所需要的有源区;然后,采用各种方案将其下部掏空,形成悬栅;接着,氧化形成栅介质;最后,淀积多晶硅,形成控制栅极。
也有采用垂直形式的栅结构来实现四面控制的FinFET器件,即有源区方向是垂直于硅片表面方向的全包围栅结构,其制作过程就更为复杂了。
由此可见,上述形成全包围栅结构的工艺非常复杂,且成本高昂,制约了FinFET器件向低成本、高效率生产的迅速发展。因此,如何提供一种工艺简单、可靠、低成本的全包围栅极结构的制备方法,并保证器件性能,是本领域技术人员亟待解决的技术问题之一。
发明内容
本发明所要解决的技术问题是提供一种工艺简单、可靠、低成本的全包围栅极结构的制备方法,并保证器件性能,使形成的全包围形式的栅极能从四面有效地控制沟道,并得到所需要的器件特性,本发明方法简便,可与现有的集成电路平面工艺相兼容,解决了现有技术存在的工艺复杂、成本高的问题。
为了解决上述技术问题,本发明提供了一种全包围栅结构的制备方法,用于制作FinFET器件,包括以下步骤:
步骤S01,提供一半导体衬底,在所述半导体衬底上形成复合层,并对所述复合层进行图形化,其中,所述复合层从下往上依次包括介质层、掩埋栅极层以及阻隔层;
步骤S02,在所述复合层四周形成侧墙,然后所述侧墙的四周生长外延层,并对所述外延层平坦化,以使所述阻隔层的上表面、侧墙的上表面以及外延层的上表面相平齐;
步骤S03,去除所述阻隔层,并淀积与其等厚的第一高K介质层;
步骤S04,生长鳍片层,对所述鳍片层进行图形化并暴露出掩埋栅极层,以形成鳍片结构;
步骤S05,在所述外延层上形成介质隔离层;
步骤S06,在所述鳍片结构的侧壁以及顶部形成第二高K介质层;
步骤S07,生长第二栅极层,对所述第二栅极层进行图形化,形成横跨及包围所述鳍片结构的栅极结构。
优选的,所述步骤S03中,具体包括以下步骤:
步骤S031,采用湿法刻蚀工艺或干法刻蚀工艺去除所述阻隔层;
步骤S032,淀积与所述阻隔层等厚的第一高K介质层;
步骤S033,去除所述侧墙和外延层表面的第一高K介质层。
优选的,所述步骤S07中,具体包括以下步骤:
步骤S071,生长第二栅极层,且第二栅极层覆盖所述鳍片结构;
步骤S072,对所述第二栅极层平坦化;
步骤S073,采用光刻以及刻蚀工艺对所述第二栅极层进行刻蚀,以形成栅极结构。
优选的,所述掩埋栅极层与第二栅极层相连,并将所述鳍片结构合围。
优选的,所述步骤S04中,采用键合工艺形成鳍片层,所述鳍片层的材料与半导体衬底的材料相同。
优选的,所述掩埋栅极层与第二栅极层为掺杂的多晶硅。
优选的,所述步骤S01中,所述介质层为氧化硅、氮化硅或氮氧化硅,所述阻隔层为氮化硅或碳氮化硅。
优选的,所述步骤S02中,所述外延层的材料与半导体衬底的材料相同。
优选的,所述第一高K介质层以及第二高K介质层的材料为二氧化铪。
优选的,所述鳍片结构的形状为条状、带状或矩形块状。
与现有的方案相比,本发明提供了一种全包围栅结构的制备方法,首先在半导体衬底上形成掩埋栅极层,然后在非掩埋栅极层区域形成外延层,并平坦化与掩埋栅极层相平,接着在其上方形成鳍片结构,最后形成横跨及包围鳍片结构的栅极结构,本发明中的栅极结构以全包围的形式从四面有效地控制沟道,相比于双栅极结构以及三栅极结构,增加了沟道的宽度从而使得沟道的有效面积得到提升。本发明在保证所需要的器件特性的同时,解决了现有技术存在的工艺复杂、成本高的问题,具有方法简便,可与现有的集成电路平面工艺相兼容,具有成本低、易于实施等优点。
附图说明
为了更清楚地说明本发明实施例中的技术方案,下面将对实施例中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。
图1是本发明中全包围栅结构的制备方法的流程示意图;
图2a-2j是本发明中形成全包围栅结构的侧面结构示意图;
图3a-3j是本发明中形成全包围栅结构的俯视结构示意图;
图4是本发明中全包围栅结构的立体结构示意图;
图5是本发明中全包围栅结构的剖面结构示意图。
具体实施方式
为使本发明的目的、技术方案和优点更加清楚,下面将结合附图对本发明的实施方式作进一步地详细描述。本领域技术人员可由本说明书所揭露的内容轻易地了解本发明的其他优点与功效。本发明还可以通过另外不同的具体实施方式加以实施或应用,本说明书中的各项细节也可以基于不同观点与应用,在没有背离本发明的精神下进行各种修饰或改变。
上述及其它技术特征和有益效果,将结合实施例及附图对本发明的全包围栅结构的制备方法进行详细说明。图1是本发明中全包围栅结构的制备方法的流程示意图;图2a-2j是本发明中形成全包围栅结构的侧面结构示意图;图3a-3j是本发明中形成全包围栅结构的俯视结构示意图;图4是本发明中全包围栅结构的立体结构示意图;图5是本发明中全包围栅结构的剖面结构示意图。
如图1所示,本发明提供了一种全包围栅结构的制备方法,用于制作FinFET器件,包括以下步骤:
步骤S01,提供一半导体衬底100,在半导体衬底100上形成复合层,并对复合层进行图形化,其中,复合层从下往上依次包括介质层201、掩埋栅极层202以及阻隔层203(如图2a以及图3a)。
具体的,本步骤中提供的半导体衬底100可以为体硅衬底、绝缘体上硅(SOI)衬底、锗硅衬底、砷化镓等,可以是电子领域中已知的任何类型,采用业界已知方法在半导体衬底上形成复合层,并对其图形化,优选采用光刻和刻蚀工艺对复合层进刻蚀,具体的,介质层201优选为氧化硅、氮化硅或氮氧化硅,阻隔层203优选为氮化硅或碳氮化硅,掩埋栅极层202优选为掺杂的多晶硅。
步骤S02,在复合层四周形成侧墙204,然后所述侧墙204的四周生长外延层205,并对所述外延层205平坦化,以使阻隔层203的上表面、侧墙204的上表面以及外延层205的上表面相平齐(如图2b、2c以及图3b、3c)。
具体的,可采用外延生长工艺形成侧墙204,侧墙204优选为纯硅层或者掺杂硅层,接着在侧墙204的四周形成外延层205,外延层205的材料优选与半导体衬底100的材料相同。
步骤S03,去除所述阻隔层203,并淀积与其等厚的第一高K介质层206(如图2d、2e以及图3d、3e)。
具体的,本步骤包括以下分步骤:步骤S031,采用湿法刻蚀工艺或干法刻蚀工艺去除阻隔层203;步骤S032,淀积与阻隔层203等厚的第一高K介质层206;步骤S033,去除侧墙204和外延层205表面的第一高K介质层206,其中,第一高K介质层206的材料优选为二氧化铪。
步骤S04,生长鳍片层301,对所述鳍片层301进行图形化并暴露出掩埋栅极层202,以形成鳍片结构302(如图2f、2g以及图3f、3g)。
具体的,本步骤中,优选采用键合工艺形成鳍片层301,其中,鳍片层301的材料与半导体衬底100的材料相同,接着,采用光刻和刻蚀工艺对鳍片层301以及第一高K介质层206进行图形化,并去除图形区以外的部分第一高K介质层206、侧墙204和外延层205,同时,暴露出掩埋栅极层202。
步骤S05,在所述外延层205上形成介质隔离层303(如图2h以及图3h)。
具体的,本步骤中,采用业界已知方法在外延层上形成介质隔离层303,以隔离后续栅极和半导体衬底。
步骤S06,在所述鳍片结构302的侧壁以及顶部形成第二高K介质层304(如图2i以及图3i)。
具体的,本步骤中,可首先在已知结构上淀积第二高K介质层304,然后去除鳍片结构302以外的第二高K介质层304,即仅保留鳍片结构302的侧壁以及顶部的第二高K介质层304,其中,第二高K介质层304的材料优选为二氧化铪。
步骤S07,生长第二栅极层305,对所述第二栅极层305进行图形化,形成横跨及包围所述鳍片结构的栅极结构306(如图2j以及图3j)。
具体的,本步骤包括以下分步骤:步骤S071,生长第二栅极层305,且第二栅极层305覆盖鳍片结构302;步骤S072,对第二栅极层305平坦化;步骤S073,采用光刻以及刻蚀工艺对第二栅极层305进行刻蚀,以形成栅极结构306,其中,第二栅极层305优选为掺杂的多晶硅。
如图4、5所示,本发明提供了一种全包围栅结构中的掩埋栅极层202与第二栅极层305相连,并将所述鳍片结构302合围,其中,鳍片结构302的形状优选为条状、带状或矩形块状,该结构增加了沟道的宽度从而使得沟道的有效面积得到提升。
综上所述,本发明提供了一种全包围栅结构的制备方法,首先在半导体衬底100上形成掩埋栅极层202,然后在非掩埋栅极层区域形成外延层205,并平坦化与掩埋栅极层202相平,接着在其上方形成鳍片结构302,最后形成横跨及包围鳍片结构的栅极结构306,本发明中的栅极结构以全包围的形式从四面有效地控制沟道,相比于双栅极结构以及三栅极结构,增加了沟道的宽度从而使得沟道的有效面积得到提升。本发明在保证所需要的器件特性的同时,解决了现有技术存在的工艺复杂、成本高的问题,具有方法简便,可与现有的集成电路平面工艺相兼容,具有成本低、易于实施等优点。
上述说明示出并描述了本发明的若干优选实施例,但如前所述,应当理解本发明并非局限于本文所披露的形式,不应看作是对其他实施例的排除,而可用于各种其他组合、修改和环境,并能够在本文所述发明构想范围内,通过上述教导或相关领域的技术或知识进行改动。而本领域人员所进行的改动和变化不脱离本发明的精神和范围,则都应在本发明所附权利要求的保护范围内。
Claims (9)
1.一种全包围栅结构的制备方法,用于制作FinFET器件,其特征在于,包括以下步骤:
步骤S01,提供一半导体衬底,在所述半导体衬底上形成复合层,并对所述复合层进行图形化,其中,所述复合层从下往上依次包括介质层、掩埋栅极层以及阻隔层;
步骤S02,在所述复合层四周形成侧墙,然后所述侧墙的四周生长外延层,并对所述外延层平坦化,以使所述阻隔层的上表面、侧墙的上表面以及外延层的上表面相平齐;
步骤S03,去除所述阻隔层,并淀积与其等厚的第一高K介质层;
步骤S04,生长鳍片层,对所述鳍片层进行图形化并暴露出掩埋栅极层,以形成鳍片结构;
步骤S05,在所述外延层上形成介质隔离层;
步骤S06,在所述鳍片结构的侧壁以及顶部形成第二高K介质层;
步骤S07,生长第二栅极层,对所述第二栅极层进行图形化,形成横跨及包围所述鳍片结构的栅极结构。
2.根据权利要求1所述的全包围栅结构的制备方法,其特征在于,所述步骤S03中,具体包括以下步骤:
步骤S031,采用湿法刻蚀工艺或干法刻蚀工艺去除所述阻隔层;
步骤S032,淀积与所述阻隔层等厚的第一高K介质层;
步骤S033,去除所述侧墙和外延层表面的第一高K介质层。
3.根据权利要求1所述的全包围栅结构的制备方法,其特征在于,所述步骤S07中,具体包括以下步骤:
步骤S071,生长第二栅极层,且第二栅极层覆盖所述鳍片结构;
步骤S072,对所述第二栅极层平坦化;
步骤S073,采用光刻以及刻蚀工艺对所述第二栅极层进行刻蚀,以形成栅极结构。
4.根据权利要求1所述的全包围栅结构的制备方法,其特征在于,所述掩埋栅极层与第二栅极层相连,并将所述鳍片结构合围。
5.根据权利要求1所述的全包围栅结构的制备方法,其特征在于,所述步骤S04中,采用键合工艺形成鳍片层,所述鳍片层的材料与半导体衬底的材料相同。
6.根据权利要求1所述的全包围栅结构的制备方法,其特征在于,所述掩埋栅极层与第二栅极层为掺杂的多晶硅。
7.根据权利要求1所述的全包围栅结构的制备方法,其特征在于,所述步骤S01中,所述介质层为氧化硅、氮化硅或氮氧化硅,所述阻隔层为氮化硅或碳氮化硅。
8.根据权利要求1所述的全包围栅结构的制备方法,其特征在于,所述步骤S02中,所述外延层的材料与半导体衬底的材料相同。
9.根据权利要求1所述的全包围栅结构的制备方法,其特征在于,所述第一高K介质层以及第二高K介质层的材料为二氧化铪。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510703584.3A CN105336597B (zh) | 2015-10-26 | 2015-10-26 | 一种全包围栅结构的制备方法 |
PCT/CN2016/082308 WO2017071181A1 (zh) | 2015-10-26 | 2016-05-17 | 一种全包围栅结构的制备方法 |
US15/765,490 US10388765B2 (en) | 2015-10-26 | 2016-05-17 | Method of forming gate-all-around structures |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510703584.3A CN105336597B (zh) | 2015-10-26 | 2015-10-26 | 一种全包围栅结构的制备方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN105336597A CN105336597A (zh) | 2016-02-17 |
CN105336597B true CN105336597B (zh) | 2018-05-01 |
Family
ID=55287043
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510703584.3A Active CN105336597B (zh) | 2015-10-26 | 2015-10-26 | 一种全包围栅结构的制备方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US10388765B2 (zh) |
CN (1) | CN105336597B (zh) |
WO (1) | WO2017071181A1 (zh) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105336597B (zh) * | 2015-10-26 | 2018-05-01 | 上海集成电路研发中心有限公司 | 一种全包围栅结构的制备方法 |
CN106601815A (zh) * | 2016-11-28 | 2017-04-26 | 深圳大学 | 一种环栅结构场效应晶体管及其制备方法 |
CN106711194B (zh) * | 2016-12-28 | 2019-08-20 | 中国科学院微电子研究所 | 一种环栅场效应晶体管及其制备方法 |
CN111446288B (zh) * | 2020-03-08 | 2021-09-17 | 复旦大学 | 基于二维材料的ns叠层晶体管及其制备方法 |
CN112151386B (zh) * | 2020-09-27 | 2023-01-06 | 中国科学院微电子研究所 | 堆叠纳米线环栅器件及其制作方法 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200919587A (en) * | 2007-10-26 | 2009-05-01 | Univ Nat Sun Yat Sen | SOI device with pseudo gate-all-around and the method for making the same |
CN103715097A (zh) * | 2013-12-27 | 2014-04-09 | 上海集成电路研发中心有限公司 | 利用外延工艺制备垂直沟道的围栅型mosfet的方法 |
CN104392917A (zh) * | 2014-11-17 | 2015-03-04 | 上海集成电路研发中心有限公司 | 一种全包围栅结构的形成方法 |
CN104465354A (zh) * | 2014-12-24 | 2015-03-25 | 上海集成电路研发中心有限公司 | 全包围栅极结构及其制造方法 |
CN104966669A (zh) * | 2015-07-22 | 2015-10-07 | 上海华力微电子有限公司 | 一种全包围栅结构的制造方法 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9214538B2 (en) * | 2011-05-16 | 2015-12-15 | Eta Semiconductor Inc. | High performance multigate transistor |
CN105336597B (zh) * | 2015-10-26 | 2018-05-01 | 上海集成电路研发中心有限公司 | 一种全包围栅结构的制备方法 |
-
2015
- 2015-10-26 CN CN201510703584.3A patent/CN105336597B/zh active Active
-
2016
- 2016-05-17 US US15/765,490 patent/US10388765B2/en active Active
- 2016-05-17 WO PCT/CN2016/082308 patent/WO2017071181A1/zh active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200919587A (en) * | 2007-10-26 | 2009-05-01 | Univ Nat Sun Yat Sen | SOI device with pseudo gate-all-around and the method for making the same |
CN103715097A (zh) * | 2013-12-27 | 2014-04-09 | 上海集成电路研发中心有限公司 | 利用外延工艺制备垂直沟道的围栅型mosfet的方法 |
CN104392917A (zh) * | 2014-11-17 | 2015-03-04 | 上海集成电路研发中心有限公司 | 一种全包围栅结构的形成方法 |
CN104465354A (zh) * | 2014-12-24 | 2015-03-25 | 上海集成电路研发中心有限公司 | 全包围栅极结构及其制造方法 |
CN104966669A (zh) * | 2015-07-22 | 2015-10-07 | 上海华力微电子有限公司 | 一种全包围栅结构的制造方法 |
Also Published As
Publication number | Publication date |
---|---|
US20180294345A1 (en) | 2018-10-11 |
CN105336597A (zh) | 2016-02-17 |
WO2017071181A1 (zh) | 2017-05-04 |
US10388765B2 (en) | 2019-08-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN105336597B (zh) | 一种全包围栅结构的制备方法 | |
CN103187304B (zh) | 制造半导体器件和晶体管的方法 | |
CN103311296B (zh) | 具有高迁移率和高能带隙材料的半导体结构及方法 | |
US20240147686A1 (en) | Semiconductor memory cell structure, semiconductor memory, preparation method and application thereof | |
US10276695B2 (en) | Self-aligned inner-spacer replacement process using implantation | |
US11322408B2 (en) | Forming shallow trench isolation regions for nanosheet field-effect transistor devices using sacrificial epitaxial layer | |
US20150132908A1 (en) | Method for fabricating semiconductor device | |
CN103855009B (zh) | 鳍结构制造方法 | |
TWI630719B (zh) | 磊晶再成長之異質結構奈米線側向穿隧場效電晶體 | |
TW201721838A (zh) | 3d鰭式穿隧場效電晶體 | |
US10608082B2 (en) | Field-effect transistors including multiple gate lengths | |
CN104167393B (zh) | 半导体器件制造方法 | |
CN105514161B (zh) | 半导体装置及其制造方法 | |
CN103904122B (zh) | 一种鳍型半导体结构及其成型方法 | |
CN104392917A (zh) | 一种全包围栅结构的形成方法 | |
WO2021213115A1 (zh) | 具有u形结构的半导体器件及其制造方法及电子设备 | |
CN113206090A (zh) | 一种cfet结构、其制备方法以及应用其的半导体器件 | |
US20230387249A1 (en) | Method for fabricating gate-all-around (gaa) structure | |
WO2024109030A1 (zh) | 一种环栅晶体管、其制备方法及电子设备 | |
CN215988757U (zh) | C形沟道部存储器件 | |
CN104143530B (zh) | 晶体管及其制作方法 | |
TWI763202B (zh) | CMOS結構及FinFET CMOS、FD CMOS、GAA CMOS的製備方法 | |
WO2023044870A1 (zh) | 环栅晶体管、其制备方法、cmos晶体管及电子设备 | |
US20230261050A1 (en) | Semiconductor device having high driving capability and steep ss characteristic and method of manufacturing the same | |
CN104779169B (zh) | 一种双工作电压FinFET结构器件的制造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |