CN103985716B - 薄膜晶体管阵列基板制造方法及薄膜晶体管阵列基板 - Google Patents

薄膜晶体管阵列基板制造方法及薄膜晶体管阵列基板 Download PDF

Info

Publication number
CN103985716B
CN103985716B CN201410188477.7A CN201410188477A CN103985716B CN 103985716 B CN103985716 B CN 103985716B CN 201410188477 A CN201410188477 A CN 201410188477A CN 103985716 B CN103985716 B CN 103985716B
Authority
CN
China
Prior art keywords
layer
grid
film transistor
metal oxide
transistor array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201410188477.7A
Other languages
English (en)
Other versions
CN103985716A (zh
Inventor
戴天明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Priority to CN201410188477.7A priority Critical patent/CN103985716B/zh
Priority to US14/381,403 priority patent/US9419029B1/en
Priority to PCT/CN2014/077626 priority patent/WO2015168961A1/zh
Publication of CN103985716A publication Critical patent/CN103985716A/zh
Application granted granted Critical
Publication of CN103985716B publication Critical patent/CN103985716B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401—Multistep manufacturing processes
    • H01L29/4011—Multistep manufacturing processes for data storage electrodes
    • H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02664—Aftertreatments
    • H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • H01L21/02675—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using laser beams
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28088—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being a composite, e.g. TiN
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/1296—Multistep manufacturing methods adapted to increase the uniformity of device parameters
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/167—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table further characterised by the doping material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4966—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66492—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a pocket or a lightly doped drain selectively formed at the side of the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H01L29/78621—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651—Silicon transistors
    • H01L29/7866—Non-monocrystalline silicon transistors
    • H01L29/78672—Polycrystalline or microcrystalline silicon transistor
    • H01L29/78675—Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/1201—Manufacture or treatment

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Composite Materials (AREA)
  • Materials Engineering (AREA)
  • Optics & Photonics (AREA)
  • Thin Film Transistor (AREA)

Abstract

本发明公开了一种薄膜晶体管阵列基板制造方法，包括在所述基板上形成多晶硅层，所述多晶硅层上沉积栅极绝缘层，所述栅极绝缘层上形成金属氧化物层，所述金属氧化物层上形成栅极金属层，对所述栅极金属层进行蚀刻以定义栅极，以所述栅极作为第二光罩蚀刻掉第二光罩范围以外的所述金属氧化物层，以所述栅极与剩余的所述金属氧化物层作为第三光罩进行离子植入以分别形成轻掺杂漏极区于所述多晶硅层两侧，于所述栅极与所述栅极绝缘层上形成绝缘层，在绝缘层上形成金属层，并于其上定义源极及漏极分别与所述源极掺杂区和所述漏极掺杂区相连。本发明还公开了一种具有上述制造方法制备而成的薄膜晶体管阵列基板。

Description

薄膜晶体管阵列基板制造方法及薄膜晶体管阵列基板
技术领域
本发明涉及一种阵列基板制造方法及阵列基板，特别是涉及一种低温多晶硅薄膜晶体管阵列基板的制造方法及薄膜晶体管阵列基板。
背景技术
液晶显示器(Liquid Crystal Display,LCD)由于具有体积小、重量轻、消耗功率低等优点，而大量的应用于各式电子产品中。为了实现高精细度的组件与像素排列，低温多晶硅(Low Temperature Poly Silicon,LTPS)薄膜晶体管液晶显示器成为研发的主流。
然而低温多晶硅具有下述问题，现有标准低温多晶硅薄膜晶体管(LTPS-TFT)的结构在多晶硅层上会包含两个作为源极与漏极之用的n型重掺杂区，由于两个n型掺杂区的掺杂浓度较高，且与栅电极导体间的间距甚小，导致漏极附近的电场太强，因而产生热载流子效应(hot carrier effect),使多晶硅薄膜晶体管在关闭状态下会有漏电流(leakagecurrent)的问题产生。为解决这个问题，现有技术多采用轻掺杂漏极结构(lightly dopeddrain,LDD)，用来降低漏极接触处的电场进而减少漏电流。如图1所示，一般低温多晶硅薄膜晶体管的制程中，在形成自对准(self-align)轻掺杂漏极结构薄膜晶体管阵列基板的流程如下：1.在基板10上沉积缓冲层11和非晶硅层，并通过雷射回火(ELA)程序使之结晶化为多晶硅层12，通过光罩定义出多晶硅区。2.通过光罩定义出n型重掺杂区13并通过离子植入程序植入离子，形成n型重掺杂区13。3.借着低温化学气相沉积法(PECVD)沉积栅极绝缘层14。4.在栅极绝缘层14上沉积栅极15，通过光罩定义栅极区，并采用干式蚀刻法蚀刻掉其他区域的金属。5.以栅极15为光罩进行离子植入程序(图中箭头处)，形成轻掺杂漏极区16。
由于采用干式刻蚀法蚀刻栅极金属的同时会对栅极绝缘层产生一定的刻蚀导致栅极绝缘层流失，后续在进行离子植入程序以形成轻掺杂漏极区的时候，植入的能量和剂量上会产生不均匀，最终会使得通道上各个地方的电性产生差异，导致显示器亮度不均或造成各种痕迹。
发明内容
本发明目的在于提供一种薄膜晶体管阵列基板制造方法及薄膜晶体管阵列基板，避免在进行干刻蚀栅极的时候导致栅极绝缘层流失，改进了栅极绝缘层厚度的均匀性，使得植入的轻掺杂漏极区的剂量保持一致。
为达上述技术目的，本发明提供一种薄膜晶体管阵列基板制造方法，其特征在于，所述制造方法包括以下步骤：
提供一基板；
在所述基板上形成一多晶硅层；
于所述多晶硅层中形成一漏极掺杂区及一源极掺杂区；
于所述多晶硅层上沉积一栅极绝缘层；
于所述栅极绝缘层上形成一金属氧化物层；
于所述金属氧化物层上形成一栅极金属层；
使用一第一光罩对所述栅极金属层进行蚀刻以定义一栅极；
以所述栅极作为一第二光罩蚀刻掉第二光罩范围以外的所述金属氧化物层；
以所述栅极与剩余的所述金属氧化物层作为一第三光罩进行一离子植入以分别形成轻掺杂漏极区于所述多晶硅层两侧；
于所述栅极与所述栅极绝缘层上形成一绝缘层，分别定义所述多晶硅层的源极掺杂区和漏极掺杂区上方的一过孔；
于所述绝缘层上沉积一金属层，并定义一源极及一漏极，所述源极及所述漏极分别通过所述过孔与所述源极掺杂区和所述漏极掺杂区相连。
依据本发明制法，在所述基板上形成所述多晶硅层之前更可包括形成一缓冲层的步骤。
依据本发明制法，形成所述漏极掺杂区及所述源极掺杂区为以磷离子植入于所述多晶硅层。
依据本发明制法，对所述栅极金属层进行蚀刻为采用一干蚀刻程序以蚀刻掉所述第一光罩以外的栅极金属层以形成所述栅极，对所述金属氧化物层进行蚀刻为采用一湿蚀刻程序并以所述栅极作为第二光罩蚀刻掉所述第二光罩以外的金属氧化物层。
依据本发明制法，所述栅极绝缘层为一氧化硅(SiO2)层、一氮化硅(SiNX)层或为两者层迭结构。
依据本发明制法，所述金属氧化物层的材质为氧化铟锡(ITO)。
依据本发明制法，所述金属氧化物层与所述栅极间的尺寸偏差小于0.3um。
依据本发明制法，所述薄膜晶体管阵列基板适用于有机发光二极管(OrganicLight-Emitting Diode,OLED)显示器。
另一方面，为达上述技术目的，本发明提供一种薄膜晶体管阵列基板，包括：
一基板，所述基板上具有一多晶硅层，所述多晶硅层上具有一栅极绝缘层，所述栅极绝缘层上具有一栅极，所述多晶硅层具一漏极掺杂区及一源极掺杂区，所述多晶硅层两侧各具有一轻掺杂漏极区，所述栅极与所述栅极绝缘层上具一绝缘层，分别于所述多晶硅层的源极掺杂区和漏极掺杂区上方形成一过孔，于所述绝缘层上沉积一金属层，所述金属层具一源极及一漏极，所述源极及所述漏极分别通过所述过孔与所述源极掺杂区和所述漏极掺杂区相连，其特征在于，所述栅极与栅极绝缘层间具一金属氧化物层，所述栅极与所述金属氧化物层覆盖范围相同且并未覆盖所述轻掺杂漏极区。
依据本发明薄膜晶体管阵列基板，所述基板与所述多晶硅层间更可包括一缓冲层。
依据本发明薄膜晶体管阵列基板，所述金属氧化物层的材质为氧化铟锡(ITO)。
依据本发明薄膜晶体管阵列基板，所述金属氧化物层与所述栅极间的尺寸偏差小于0.3um。
附图说明
图1为现有低温多晶硅薄膜晶体管的制程与结构示意图；
图2为依据本发明的一优选实施例的薄膜晶体管阵列基板制造方法的流程示意图；以及
图3至图9为依据本发明的一优选实施例的薄膜晶体管阵列基板的制程与结构示意图。
具体实施方式
有关本发明的技术内容及详细说明，现配合附图说明如下：
请参阅图2，为一种依据本发明的优选实施例的薄膜晶体管阵列基板制造方法，其特征在于，所述制造方法包括以下步骤：提供一基板，所述基板可以使用玻璃、石英、或者类似的透明绝缘材质。
在所述基板上形成一多晶硅层，其中所述多晶硅层由一非晶硅层形成于基板上，并对非晶硅层进行雷射回火(ELA)程序，使得非晶硅转为多晶硅，以做为薄膜晶体管之通道区域使用，后续通过光罩处理与蚀刻处理定义出至少一多晶硅区(未图示)。于本发明不同实施例中，在所述基板上形成所述多晶硅层之前更可包括形成一缓冲层的步骤。
接着涂布光阻于所述多晶硅层上，并对基板施以背面曝光程序，以定义一光阻图案于多晶硅层上，再以光阻图案为光罩，对基板采用离子植入，以n型薄膜晶体管而言，选择如磷、砷等五价的杂质离子进行离子植入(ion implantation)；以p型薄膜晶体管而言，选择如硼、镓等三价的杂质离子进行离子植入，藉此于所述多晶硅层中形成一漏极掺杂区及一源极掺杂区。于本实施例中，于所述多晶硅层的多晶硅区植入磷离子，用以形成所述漏极掺杂区及所述源极掺杂区，所述漏极掺杂区及所述源极掺杂区分别形成于所述多晶硅层两侧。
后藉由低温化学气相沉积法(PECVD)于所述多晶硅层上沉积一栅极绝缘层，于本实施例中，所述栅极绝缘层为一氧化硅(SiO2)层、一氮化硅(SiNX)层或为两者层迭结构，但不以此为限。
后于所述栅极绝缘层上形成一金属氧化物层，优选地，所述金属氧化物层的材质为氧化铟锡(ITO)，但不以此为限。
紧接于所述金属氧化物层上形成一栅极金属层，使用一第一光罩定义出一栅极区(未图示)，对所述栅极金属层进行一蚀刻程序以定义一栅极，于本实施例中，对所述栅极金属层进行蚀刻为采用一干蚀刻程序以蚀刻掉所述第一光罩以外的栅极金属层以形成所述栅极，采用干蚀刻程序主要是因为在每英吋脉冲数(ppi)高的情况下，干蚀刻程序的关键尺寸(Critical Dimension,CD)误差会比湿蚀刻程序的误差为小。
接着，以所述栅极作为一第二光罩蚀刻掉第二光罩范围以外的所述金属氧化物层，于本实施例中，对所述金属氧化物层进行蚀刻为采用一湿蚀刻程序，并以所述栅极作为第二光罩蚀刻掉所述第二光罩以外的金属氧化物层。
后以所述栅极与剩余的所述金属氧化物层作为一第三光罩进行一离子植入以分别形成轻掺杂漏极区于所述多晶硅层两侧，剩余的所述金属氧化物层位于所述栅极与所述栅极绝缘层间，并且，剩余的所述金属氧化物层与所述栅极具有相同覆盖范围。即所述离子植入是以所述栅极与剩余的所述金属氧化物层作为第三光罩，因此，所述栅极与剩余的所述金属氧化物层覆盖的范围并不会与所述轻掺杂漏极区有所重迭，且所述轻掺杂漏极区在剩余的所述金属氧化物层及所述栅极覆盖范围之外，所述轻掺杂漏极区分别与所述漏极掺杂区及所述源极掺杂区邻接。如此还可达到自对准(self-align)的效果，并可控制以所述栅极与剩余的所述金属氧化物层为第三光罩发生的偏移(shift)小于0.3um，避免造成关键尺寸(Critical Dimension,CD)的误差，亦不会影响到栅极的线宽。
后于所述栅极与所述栅极绝缘层上形成绝缘层，在绝缘层上形成一金属层且所述金属层具一源极及一漏极,绝缘层通过光罩分别在源极与漏极开有过孔,分别定义所述多晶硅层的源极掺杂区和漏极掺杂区与所述过孔对应，所述源极及所述漏极分别通过所述过孔与所述源极掺杂区和所述漏极掺杂区相连。
此外，请参阅图3至图9，本发明提供一种薄膜晶体管阵列基板，包括：一基板20，所述基板20上具有一多晶硅层22，所述多晶硅层22上具有一栅极绝缘层23，所述栅极绝缘层23上具有一栅极24，所述多晶硅层22具一漏极掺杂区221及一源极掺杂区222，所述多晶硅层22两侧各具有一轻掺杂漏极区30，所述轻掺杂漏极区30分别邻接于所述漏极掺杂区221与所述源极掺杂区222，所述栅极24与所述栅极绝缘层23上具绝缘层25，所述绝缘层25分别对应所述多晶硅层22的源极掺杂区222和漏极掺杂区221上方设有过孔27,在绝缘层25上形成一金属层28，且所述金属层28具一源极281及一漏极282,其分别通过过孔27与多晶硅层22的源极掺杂区222和漏极掺杂区221相连，其特征在于，所述栅极24与栅极绝缘层23间具一金属氧化物层26，所述栅极24与所述金属氧化物层25覆盖范围相同且并未覆盖所述轻掺杂漏极区23。
优选地，本实施例的薄膜晶体管阵列基板采用栅极24与金属氧化物层26共同作为光罩以对轻掺杂漏极区30进行离子植入(图7箭头所示)，故如图7所示，由垂直方向观察，栅极24与金属氧化物层26和轻掺杂漏极区30是切齐对齐的，栅极24与金属氧化物层26覆盖范围并不会与轻掺杂漏极区30有所交集。
优选地，所述金属氧化物层26的材质为氧化铟锡(ITO)，且所述金属氧化物层26与所述栅极24间的尺寸偏差小于0.3um，且所述薄膜晶体管阵列基板适用于有机发光二极管(Organic Light-Emitting Diode,OLED)显示器。
于本发明不同实施例中，所述基板20与所述多晶硅层22间更可包括一缓冲层21。
综上所述，本发明提供一种薄膜晶体管阵列基板制造方法及薄膜晶体管阵列基板，通过在栅极下方设置金属氧化物层的方式，通过金属氧化物层来抵挡对栅极进行干式蚀刻程序过程中造成对于栅极绝缘层的刻蚀，进而提高的栅极绝缘层的均匀性，且所述栅极与所述金属氧化物层间的尺寸偏差可控制在小于0.3um，避免在对栅极进行干式蚀刻程序的时候产生栅极绝缘层流失，使得形成所述轻掺杂漏极区时离子植入的深度和剂量保持很好的均匀性，确保植入后的轻掺杂漏极区的剂量保持一致。如此将可避免植入轻掺杂漏极区的离子的能量和剂量上会产生不均匀，最终会使得通道上各个地方的电性产生差异，导致显示器亮度不均或造成各种痕迹的缺失。
虽然本发明已以优选实施例公开如上，但上述优选实施例并非用以限定本发明，本领域的普通技术人员，在不脱离本发明的精神和范围内，均可作各种更动与润饰，因此本发明的保护范围以权利要求界定的范围为准。

Claims (12)

1.一种薄膜晶体管阵列基板制造方法，其特征在于，所述制造方法包括以下步骤：
提供一基板；
于所述基板上形成一多晶硅层；
于所述多晶硅层中形成一漏极掺杂区及一源极掺杂区；
于所述多晶硅层上沉积一栅极绝缘层；
于所述栅极绝缘层上形成一金属氧化物层；
于所述金属氧化物层上形成一栅极金属层；
使用一第一光罩对所述栅极金属层进行蚀刻以定义一栅极；
以所述栅极作为一第二光罩蚀刻掉所述第二光罩范围以外的所述金属氧化物层；
以所述栅极与剩余的所述金属氧化物层作为一第三光罩进行一离子植入以分别形成轻掺杂漏极区于所述多晶硅层两侧，使所述栅极与所述金属氧化物层覆盖范围相同且并未覆盖所述轻掺杂漏极区；
于所述栅极与所述栅极绝缘层上形成绝缘层，分别定义所述多晶硅层的源极掺杂区和漏极掺杂区上方的一过孔；
于所述绝缘层上沉积一金属层，并定义一源极及一漏极，所述源极及所述漏极分别通过所述过孔与所述源极掺杂区和所述漏极掺杂区相连。
2.根据权利要求1所述的薄膜晶体管阵列基板制造方法，其特征在于，在所述基板上形成所述多晶硅层之前更可包括形成一缓冲层的步骤。
3.根据权利要求1所述的薄膜晶体管阵列基板制造方法，其特征在于，形成所述漏极掺杂区及所述源极掺杂区为以磷离子植入于所述多晶硅层形成。
4.根据权利要求1所述的薄膜晶体管阵列基板制造方法，其特征在于，对所述栅极金属层进行蚀刻为采用一干蚀刻程序以蚀刻掉所述第一光罩以外的栅极金属层以形成所述栅极，对所述金属氧化物层进行蚀刻为采用一湿蚀刻程序并以所述栅极作为第二光罩蚀刻掉所述第二光罩以外的金属氧化物层。
5.根据权利要求1所述的薄膜晶体管阵列基板制造方法，其特征在于，所述栅极绝缘层为一氧化硅层、一氮化硅层或为两者层迭结构。
6.根据权利要求1所述的薄膜晶体管阵列基板制造方法，其特征在于，所述金属氧化物层的材质为氧化铟锡。
7.根据权利要求1所述的薄膜晶体管阵列基板制造方法，其特征在于，所述金属氧化物层与所述栅极间的尺寸偏差小于0.3um。
8.根据权利要求1所述的薄膜晶体管阵列基板制造方法，其特征在于，所述薄膜晶体管阵列基板适用于有机发光二极管显示器。
9.一种薄膜晶体管阵列基板，包括：
一基板，所述基板上具有一多晶硅层，所述多晶硅层上具有一栅极绝缘层，所述栅极绝缘层上具有一栅极，所述多晶硅层具一漏极掺杂区及一源极掺杂区，所述多晶硅层两侧各具有一轻掺杂漏极区，所述栅极与所述栅极绝缘层上具一绝缘层，分别于所述多晶硅层的源极掺杂区和漏极掺杂区上方形成一过孔，于所述绝缘层上沉积一金属层，所述金属层具一源极及一漏极，所述源极及所述漏极分别通过所述过孔与所述源极掺杂区和所述漏极掺杂区相连，其特征在于，所述栅极与栅极绝缘层间具一金属氧化物层，所述栅极与所述金属氧化物层覆盖范围相同且并未覆盖所述轻掺杂漏极区。
10.根据权利要求9所述的薄膜晶体管阵列基板，其特征在于，所述基板与所述多晶硅层间更可包括一缓冲层。
11.根据权利要求9所述的薄膜晶体管阵列基板，其特征在于，所述金属氧化物层的材质为氧化铟锡。
12.根据权利要求9所述的薄膜晶体管阵列基板，其特征在于，所述金属氧化物层与所述栅极间的尺寸偏差小于0.3um。
CN201410188477.7A 2014-05-06 2014-05-06 薄膜晶体管阵列基板制造方法及薄膜晶体管阵列基板 Expired - Fee Related CN103985716B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201410188477.7A CN103985716B (zh) 2014-05-06 2014-05-06 薄膜晶体管阵列基板制造方法及薄膜晶体管阵列基板
US14/381,403 US9419029B1 (en) 2014-05-06 2014-05-16 Method for manufacturing thin film transistor array substrate and thin film transistor array substrate for the same
PCT/CN2014/077626 WO2015168961A1 (zh) 2014-05-06 2014-05-16 薄膜晶体管阵列基板制造方法及薄膜晶体管阵列基板

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410188477.7A CN103985716B (zh) 2014-05-06 2014-05-06 薄膜晶体管阵列基板制造方法及薄膜晶体管阵列基板

Publications (2)

Publication Number Publication Date
CN103985716A CN103985716A (zh) 2014-08-13
CN103985716B true CN103985716B (zh) 2018-03-27

Family

ID=51277623

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410188477.7A Expired - Fee Related CN103985716B (zh) 2014-05-06 2014-05-06 薄膜晶体管阵列基板制造方法及薄膜晶体管阵列基板

Country Status (3)

Country Link
US (1) US9419029B1 (zh)
CN (1) CN103985716B (zh)
WO (1) WO2015168961A1 (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105428243B (zh) * 2016-01-11 2017-10-24 京东方科技集团股份有限公司 一种薄膜晶体管及制作方法、阵列基板和显示装置
CN106847703B (zh) * 2017-04-11 2020-04-10 京东方科技集团股份有限公司 低温多晶硅薄膜晶体管的制造方法和显示装置
CN109308470B (zh) * 2018-09-28 2021-01-01 武汉华星光电技术有限公司 指纹感测装置及其制造方法
CN111599824B (zh) * 2020-06-01 2022-09-13 厦门天马微电子有限公司 一种阵列基板、制备方法以及显示装置
CN112530810B (zh) * 2020-11-24 2023-06-16 北海惠科光电技术有限公司 一种开关元件的制备方法、阵列基板的制备方法和显示面板

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001160549A (ja) * 1999-12-03 2001-06-12 Matsushita Electronics Industry Corp ドライエッチング方法
CN1901168A (zh) * 2003-01-10 2007-01-24 统宝光电股份有限公司 薄膜晶体管阵列及其驱动电路的制造方法
CN101009331A (zh) * 2006-01-23 2007-08-01 日本电气株式会社 薄膜晶体管及其制造方法
CN101127328A (zh) * 2006-08-17 2008-02-20 三星Sdi株式会社 互补金属氧化物半导体薄膜晶体管的制造方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002185008A (ja) * 2000-12-19 2002-06-28 Hitachi Ltd 薄膜トランジスタ
KR100675636B1 (ko) * 2004-05-31 2007-02-02 엘지.필립스 엘시디 주식회사 Ｇｏｌｄｄ구조 및 ｌｄｄ구조의 ｔｆｔ를 동시에포함하는 구동회로부 일체형 액정표시장치
CN102842619B (zh) * 2012-09-03 2016-08-03 南京中电熊猫液晶显示科技有限公司 一种半导体装置及其制造方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001160549A (ja) * 1999-12-03 2001-06-12 Matsushita Electronics Industry Corp ドライエッチング方法
CN1901168A (zh) * 2003-01-10 2007-01-24 统宝光电股份有限公司 薄膜晶体管阵列及其驱动电路的制造方法
CN101009331A (zh) * 2006-01-23 2007-08-01 日本电气株式会社 薄膜晶体管及其制造方法
CN101127328A (zh) * 2006-08-17 2008-02-20 三星Sdi株式会社 互补金属氧化物半导体薄膜晶体管的制造方法

Also Published As

Publication number Publication date
US20160247839A1 (en) 2016-08-25
WO2015168961A1 (zh) 2015-11-12
US9419029B1 (en) 2016-08-16
CN103985716A (zh) 2014-08-13

Similar Documents

Publication Publication Date Title
CN103745978B (zh) 显示装置、阵列基板及其制作方法
CN103151388B (zh) 一种多晶硅薄膜晶体管及其制备方法、阵列基板
CN103996716B (zh) 一种多晶硅薄膜晶体管的制备方法
CN105097841B (zh) Tft基板的制作方法及tft基板
CN106206622A (zh) 一种阵列基板及其制备方法、显示装置
CN103985716B (zh) 薄膜晶体管阵列基板制造方法及薄膜晶体管阵列基板
CN103050410B (zh) 低温多晶硅薄膜晶体管的制造方法、低温多晶硅薄膜晶体管
CN103745955B (zh) 显示装置、阵列基板及其制造方法
CN105702623B (zh) Tft阵列基板的制作方法
CN105304500B (zh) N型tft的制作方法
CN104409416B (zh) 用于制作阵列基板的方法及阵列基板
CN106910748A (zh) 一种阵列基板、显示装置及其制作方法
CN102651337A (zh) 一种多晶硅tft阵列基板的制造方法
CN105390443B (zh) Tft基板的制作方法
CN104979215B (zh) 低温多晶硅薄膜晶体管及其制备方法
CN107359177A (zh) 一种柔性背板的制作方法、液晶显示面板以及oled显示面板
CN105185792B (zh) 液晶显示面板、阵列基板及其制造方法
CN107275390A (zh) 薄膜晶体管及其制作方法、阵列基板及显示装置
CN104752203A (zh) 一种薄膜晶体管的制作方法
CN103151310B (zh) 深沟槽功率mos器件及其制造方法
CN104681624A (zh) 单晶硅基底tft器件
CN104576399A (zh) 一种薄膜晶体管及其制造方法
CN105097710A (zh) 薄膜晶体管阵列基板及其制造方法
CN107316874A (zh) 阵列基板及其制作方法、显示装置
CN104465670B (zh) 一种阵列基板及其制作方法、显示装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20180327

CF01 Termination of patent right due to non-payment of annual fee