CN103199021B - 半导体晶片镀总线以及形成方法 - Google Patents

半导体晶片镀总线以及形成方法 Download PDF

Info

Publication number
CN103199021B
CN103199021B CN201210583531.9A CN201210583531A CN103199021B CN 103199021 B CN103199021 B CN 103199021B CN 201210583531 A CN201210583531 A CN 201210583531A CN 103199021 B CN103199021 B CN 103199021B
Authority
CN
China
Prior art keywords
edge seal
layer
die
metal
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201210583531.9A
Other languages
English (en)
Chinese (zh)
Other versions
CN103199021A (zh
Inventor
T·S·尤林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of CN103199021A publication Critical patent/CN103199021A/zh
Application granted granted Critical
Publication of CN103199021B publication Critical patent/CN103199021B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W42/00—Arrangements for protection of devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Wire Bonding (AREA)
CN201210583531.9A 2012-01-04 2012-12-28 半导体晶片镀总线以及形成方法 Active CN103199021B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/343,318 2012-01-04
US13/343,318 US8519513B2 (en) 2012-01-04 2012-01-04 Semiconductor wafer plating bus

Publications (2)

Publication Number Publication Date
CN103199021A CN103199021A (zh) 2013-07-10
CN103199021B true CN103199021B (zh) 2017-04-12

Family

ID=48694186

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210583531.9A Active CN103199021B (zh) 2012-01-04 2012-12-28 半导体晶片镀总线以及形成方法

Country Status (3)

Country Link
US (2) US8519513B2 (https=)
JP (1) JP6137832B2 (https=)
CN (1) CN103199021B (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9269622B2 (en) * 2013-05-09 2016-02-23 Deca Technologies Inc. Semiconductor device and method of land grid array packaging with bussing lines
TWI559413B (zh) 2014-07-25 2016-11-21 力智電子股份有限公司 可攜式裝置及其積體電路的封裝結構、封裝體與封裝方法
US10566268B1 (en) 2018-09-26 2020-02-18 Nxp Usa, Inc. Package to die connection system and method therefor
US12500197B2 (en) 2022-12-23 2025-12-16 Deca Technologies Usa, Inc. Encapsulant-defined land grid array (LGA) package and method for making the same
US12424450B2 (en) 2023-11-22 2025-09-23 Deca Technologies Usa, Inc. Embedded component interposer or substrate comprising displacement compensation traces (DCTs) and method of making the same
US12500198B2 (en) 2024-03-01 2025-12-16 Deca Technologies Usa, Inc. Quad flat no-lead (QFN) package with tie bars and direct contact interconnect build-up structure and method for making the same

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW484216B (en) * 2001-05-09 2002-04-21 Siliconware Precision Industries Co Ltd Singulation method of semiconductor package
US6566736B1 (en) * 2001-11-30 2003-05-20 Advanced Micro Devices, Inc. Die seal for semiconductor device moisture protection
US6692629B1 (en) * 2000-09-07 2004-02-17 Siliconware Precision Industries Co., Ltd. Flip-chip bumbing method for fabricating solder bumps on semiconductor wafer

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3053675B2 (ja) * 1991-09-09 2000-06-19 ローム株式会社 半導体装置およびその製造方法
US5648661A (en) * 1992-07-02 1997-07-15 Lsi Logic Corporation Integrated circuit wafer comprising unsingulated dies, and decoder arrangement for individually testing the dies
US5654588A (en) * 1993-07-23 1997-08-05 Motorola Inc. Apparatus for performing wafer-level testing of integrated circuits where the wafer uses a segmented conductive top-layer bus structure
US5659189A (en) * 1995-06-07 1997-08-19 Lsi Logic Corporation Layout configuration for an integrated circuit gate array
US6136517A (en) * 1998-03-06 2000-10-24 Raytheon Company Method for photo composition of large area integrated circuits
JP2000012589A (ja) * 1998-06-18 2000-01-14 Toyota Motor Corp バンプ電極形成方法
US6479887B1 (en) * 1998-08-31 2002-11-12 Amkor Technology, Inc. Circuit pattern tape for wafer-scale production of chip size semiconductor packages
JP3813562B2 (ja) * 2002-03-15 2006-08-23 富士通株式会社 半導体装置及びその製造方法
SG142115A1 (en) * 2002-06-14 2008-05-28 Micron Technology Inc Wafer level packaging
US7026646B2 (en) * 2002-06-20 2006-04-11 Micron Technology, Inc. Isolation circuit
JP2004153015A (ja) * 2002-10-30 2004-05-27 Fujitsu Ltd 半導体装置及びその製造方法
US7435990B2 (en) * 2003-01-15 2008-10-14 International Business Machines Corporation Arrangement for testing semiconductor chips while incorporated on a semiconductor wafer
US6744067B1 (en) * 2003-01-17 2004-06-01 Micron Technology, Inc. Wafer-level testing apparatus and method
US6995462B2 (en) * 2003-09-17 2006-02-07 Micron Technology, Inc. Image sensor packages
US7181837B2 (en) 2004-06-04 2007-02-27 Micron Technology, Inc. Plating buss and a method of use thereof
US8461675B2 (en) * 2005-12-13 2013-06-11 Sandisk Technologies Inc. Substrate panel with plating bar structured to allow minimum kerf width
JP4998270B2 (ja) * 2005-12-27 2012-08-15 富士通セミコンダクター株式会社 半導体装置とその製造方法
CN101501571B (zh) * 2006-08-14 2013-08-21 道康宁公司 使用显影溶剂制备图案化膜的方法
US7829998B2 (en) * 2007-05-04 2010-11-09 Stats Chippac, Ltd. Semiconductor wafer having through-hole vias on saw streets with backside redistribution layer
US7898066B1 (en) * 2007-05-25 2011-03-01 Amkor Technology, Inc. Semiconductor device having EMI shielding and method therefor
US7679384B2 (en) * 2007-06-08 2010-03-16 Taiwan Semiconductor Manufacturing Company, Ltd. Parametric testline with increased test pattern areas
JP2010087354A (ja) * 2008-10-01 2010-04-15 Fujitsu Microelectronics Ltd 半導体ウエハ及び半導体装置
US20100301398A1 (en) * 2009-05-29 2010-12-02 Ion Torrent Systems Incorporated Methods and apparatus for measuring analytes
US8168529B2 (en) * 2009-01-26 2012-05-01 Taiwan Semiconductor Manufacturing Company, Ltd. Forming seal ring in an integrated circuit die
US8349666B1 (en) * 2011-07-22 2013-01-08 Freescale Semiconductor, Inc. Fused buss for plating features on a semiconductor die

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6692629B1 (en) * 2000-09-07 2004-02-17 Siliconware Precision Industries Co., Ltd. Flip-chip bumbing method for fabricating solder bumps on semiconductor wafer
TW484216B (en) * 2001-05-09 2002-04-21 Siliconware Precision Industries Co Ltd Singulation method of semiconductor package
US6566736B1 (en) * 2001-11-30 2003-05-20 Advanced Micro Devices, Inc. Die seal for semiconductor device moisture protection

Also Published As

Publication number Publication date
US20130309860A1 (en) 2013-11-21
CN103199021A (zh) 2013-07-10
JP6137832B2 (ja) 2017-05-31
US20130168830A1 (en) 2013-07-04
US8519513B2 (en) 2013-08-27
US8895409B2 (en) 2014-11-25
JP2013140982A (ja) 2013-07-18

Similar Documents

Publication Publication Date Title
CN103199021B (zh) 半导体晶片镀总线以及形成方法
US6607941B2 (en) Process and structure improvements to shellcase style packaging technology
US7939369B2 (en) 3D integration structure and method using bonded metal planes
EP2549532B1 (en) Method of electroplating pads on a semiconductor wafer
CN103839910B (zh) 包括芯片载体的半导体器件组件、半导体晶片和制造半导体器件的方法
CN101339957B (zh) 使用合并金属层的具有低导通电阻的功率fet
TW200905842A (en) Methods of forming conductive vias through substrates, and structures and assemblies resulting therefrom
TW201205762A (en) Wafer level chip scale package
CN103811465A (zh) 封装结构和其制作方法
CN100463172C (zh) 半导体器件和半导体晶片及其制造方法
KR20170048125A (ko) 고전자이동도 트랜지스터 및 그의 제조방법
CN103972072A (zh) 半导体器件和用于制造半导体器件的方法
US7709956B2 (en) Copper-topped interconnect structure that has thin and thick copper traces and method of forming the copper-topped interconnect structure
CN108461407A (zh) 用于恶劣介质应用的键合焊盘保护
TW201128691A (en) Electrical coupling of wafer structures
CN103824842B (zh) 集成电路、半导体管芯布置以及用于制造集成电路的方法
CN106997852A (zh) 用于带有厚背面金属化的模压芯片级封装的晶圆工艺
CN102646664B (zh) 锚定的导电通孔及形成方法
CN103531536A (zh) 部件以及使用超薄载体制造部件的方法
CN205050827U (zh) 半导体装置封装件
JP2010515275A (ja) スルーチップ接続を有するフロントエンドプロセス済ウェハ
CN109979902A (zh) 半导体器件以及制造方法
JP3675364B2 (ja) 半導体装置用基板その製造方法および半導体装置
TWI381467B (zh) 高腳數晶片封裝結構之製造方法
US20260020420A1 (en) Semiconductor structure, semiconductor unit, and formation method thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP01 Change in the name or title of a patent holder
CP01 Change in the name or title of a patent holder

Address after: Texas in the United States

Patentee after: NXP America Co Ltd

Address before: Texas in the United States

Patentee before: Fisical Semiconductor Inc.