CN103069497B - 减少内容可寻址存储器的电力使用的系统和方法 - Google Patents
减少内容可寻址存储器的电力使用的系统和方法 Download PDFInfo
- Publication number
- CN103069497B CN103069497B CN201180039036.5A CN201180039036A CN103069497B CN 103069497 B CN103069497 B CN 103069497B CN 201180039036 A CN201180039036 A CN 201180039036A CN 103069497 B CN103069497 B CN 103069497B
- Authority
- CN
- China
- Prior art keywords
- row
- group
- valid data
- addressable memory
- content addressable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
- G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Power Sources (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/862,277 US8984217B2 (en) | 2010-08-24 | 2010-08-24 | System and method of reducing power usage of a content addressable memory |
| US12/862,277 | 2010-08-24 | ||
| PCT/US2011/048892 WO2012027429A1 (en) | 2010-08-24 | 2011-08-24 | System and method of reducing power usage of a content addressable memory |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103069497A CN103069497A (zh) | 2013-04-24 |
| CN103069497B true CN103069497B (zh) | 2015-10-21 |
Family
ID=44515072
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201180039036.5A Active CN103069497B (zh) | 2010-08-24 | 2011-08-24 | 减少内容可寻址存储器的电力使用的系统和方法 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US8984217B2 (https=) |
| EP (1) | EP2609595B1 (https=) |
| JP (2) | JP2013537680A (https=) |
| KR (1) | KR101654118B1 (https=) |
| CN (1) | CN103069497B (https=) |
| ES (1) | ES2583328T3 (https=) |
| HU (1) | HUE028001T2 (https=) |
| WO (1) | WO2012027429A1 (https=) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9214231B2 (en) * | 2013-01-31 | 2015-12-15 | Hewlett-Packard Development Company, L.P. | Crossbar memory to provide content addressable functionality |
| US20150279463A1 (en) * | 2014-03-31 | 2015-10-01 | Dell Products, L.P. | Adjustable non-volatile memory regions of dram-based memory module |
| JP2017097940A (ja) * | 2015-11-26 | 2017-06-01 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| JP6659486B2 (ja) | 2016-07-20 | 2020-03-04 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| JP2019008845A (ja) * | 2017-06-22 | 2019-01-17 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| US11347514B2 (en) * | 2019-02-15 | 2022-05-31 | Apple Inc. | Content-addressable memory filtering based on microarchitectural state |
| US10922020B2 (en) * | 2019-04-12 | 2021-02-16 | Micron Technology, Inc. | Writing and querying operations in content addressable memory systems with content addressable memory buffers |
| US11017857B2 (en) * | 2019-07-15 | 2021-05-25 | Micron Technology, Inc. | Ranged content-addressable memory |
| WO2023220928A1 (en) * | 2022-05-17 | 2023-11-23 | Telefonaktiebolaget Lm Ericsson (Publ) | Data processing device, coprocessor and methods performed thereby |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1354855A (zh) * | 1998-08-13 | 2002-06-19 | 英特尔公司 | 由冗余形式的输入数据可寻址的内容可寻址存储器 |
| US20080031033A1 (en) * | 2006-08-04 | 2008-02-07 | Chiaming Chai | Method and Apparatus for Reducing Power Consumption in a Content Addressable Memory |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4246812B2 (ja) * | 1997-06-12 | 2009-04-02 | パナソニック株式会社 | 半導体回路及びその制御方法 |
| JP2000149573A (ja) | 1998-11-04 | 2000-05-30 | Internatl Business Mach Corp <Ibm> | 連想メモリ及び連想メモリのデータ検索方法 |
| JP3478749B2 (ja) | 1999-02-05 | 2003-12-15 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 連想メモリ(cam)のワードマッチラインのプリチャージ回路および方法 |
| JP2001023380A (ja) * | 1999-07-12 | 2001-01-26 | Kawasaki Steel Corp | 連想メモリ |
| JP2001167585A (ja) | 1999-12-09 | 2001-06-22 | Toshiba Corp | 連想記憶装置 |
| JP2002124088A (ja) * | 2000-10-13 | 2002-04-26 | Kawasaki Microelectronics Kk | 連想メモリ装置およびそのメモリデータ移動方法 |
| JP2003045189A (ja) | 2001-07-31 | 2003-02-14 | Fujitsu Ltd | 半導体メモリ |
| US7401180B1 (en) * | 2001-12-27 | 2008-07-15 | Netlogic Microsystems, Inc. | Content addressable memory (CAM) device having selectable access and method therefor |
| US7100013B1 (en) * | 2002-08-30 | 2006-08-29 | Nvidia Corporation | Method and apparatus for partial memory power shutoff |
| JP2004164395A (ja) | 2002-11-14 | 2004-06-10 | Renesas Technology Corp | アドレス変換装置 |
| US20040128574A1 (en) * | 2002-12-31 | 2004-07-01 | Franco Ricci | Reducing integrated circuit power consumption |
| JP3806131B2 (ja) | 2003-05-21 | 2006-08-09 | 富士通株式会社 | アドレス変換バッファの電力制御方法及びその装置 |
| JP2005011434A (ja) * | 2003-06-19 | 2005-01-13 | Mitsubishi Electric Corp | ダイナミックメモリ制御装置及びこれを用いた携帯端末 |
| JP2006040089A (ja) * | 2004-07-29 | 2006-02-09 | Fujitsu Ltd | セカンドキャッシュ駆動制御回路、セカンドキャッシュ、ram、及びセカンドキャッシュ駆動制御方法 |
| US20080005516A1 (en) * | 2006-06-30 | 2008-01-03 | Meinschein Robert J | Memory power management through high-speed intra-memory data transfer and dynamic memory address remapping |
| KR100911189B1 (ko) * | 2007-06-11 | 2009-08-06 | 주식회사 하이닉스반도체 | 반도체 메모리 장치의 클럭 제어 회로 |
| JP2010108381A (ja) * | 2008-10-31 | 2010-05-13 | Fujitsu Ltd | 集積回路、集積回路の制御方法および半導体デバイス |
| WO2011027501A1 (ja) | 2009-09-02 | 2011-03-10 | パナソニック株式会社 | 半導体記憶装置 |
-
2010
- 2010-08-24 US US12/862,277 patent/US8984217B2/en active Active
-
2011
- 2011-08-24 EP EP11749322.1A patent/EP2609595B1/en active Active
- 2011-08-24 HU HUE11749322A patent/HUE028001T2/en unknown
- 2011-08-24 JP JP2013525013A patent/JP2013537680A/ja not_active Withdrawn
- 2011-08-24 WO PCT/US2011/048892 patent/WO2012027429A1/en not_active Ceased
- 2011-08-24 KR KR1020137007340A patent/KR101654118B1/ko active Active
- 2011-08-24 ES ES11749322.1T patent/ES2583328T3/es active Active
- 2011-08-24 CN CN201180039036.5A patent/CN103069497B/zh active Active
-
2015
- 2015-09-18 JP JP2015185314A patent/JP6081546B2/ja active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1354855A (zh) * | 1998-08-13 | 2002-06-19 | 英特尔公司 | 由冗余形式的输入数据可寻址的内容可寻址存储器 |
| US20080031033A1 (en) * | 2006-08-04 | 2008-02-07 | Chiaming Chai | Method and Apparatus for Reducing Power Consumption in a Content Addressable Memory |
Non-Patent Citations (1)
| Title |
|---|
| static divided word matching line for low-power content addressable memory design;Kuo-Hsing Cheng等;《IEEE international symposium on circuits and systems》;20040526;第629-632页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| EP2609595B1 (en) | 2016-04-27 |
| JP2016001515A (ja) | 2016-01-07 |
| ES2583328T3 (es) | 2016-09-20 |
| US8984217B2 (en) | 2015-03-17 |
| WO2012027429A1 (en) | 2012-03-01 |
| JP6081546B2 (ja) | 2017-02-15 |
| KR20130048787A (ko) | 2013-05-10 |
| HUE028001T2 (en) | 2016-11-28 |
| CN103069497A (zh) | 2013-04-24 |
| JP2013537680A (ja) | 2013-10-03 |
| EP2609595A1 (en) | 2013-07-03 |
| US20120054426A1 (en) | 2012-03-01 |
| KR101654118B1 (ko) | 2016-09-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103069497B (zh) | 减少内容可寻址存储器的电力使用的系统和方法 | |
| Imani et al. | MASC: Ultra-low energy multiple-access single-charge TCAM for approximate computing | |
| US10127282B2 (en) | Partitionable ternary content addressable memory (TCAM) for use with a bloom filter | |
| US9535876B2 (en) | Conditional operation in an internal processor of a memory device | |
| US20130318294A1 (en) | Internal processor buffer | |
| US20120054468A1 (en) | Processor, apparatus, and method for memory management | |
| Imani et al. | ReMAM: Low energy resistive multi-stage associative memory for energy efficient computing | |
| Onizawa et al. | High-throughput low-energy content-addressable memory based on self-timed overlapped search mechanism | |
| Onizawa et al. | High-throughput low-energy self-timed CAM based on reordered overlapped search mechanism | |
| CN115729625A (zh) | 存储器内关联处理系统 | |
| CN102122270B (zh) | 在存储器中查找数据的方法和装置以及存储器 | |
| US20040199723A1 (en) | Low-power cache and method for operating same | |
| JP5998381B2 (ja) | 半導体記憶装置 | |
| US7525827B2 (en) | Stored don't-care based hierarchical search-line scheme | |
| US20070124538A1 (en) | Power-efficient cache memory system and method therefor | |
| Pagiamtzis et al. | Using cache to reduce power in content-addressable memories (CAMs) | |
| US20200183922A1 (en) | Nearest neighbor search logic circuit with reduced latency and power consumption | |
| JP2013097637A (ja) | キャッシュ装置、メモリシステム及びデータ転送方法 | |
| JP5632797B2 (ja) | 連想メモリ、およびネットワークアドレス検索装置 | |
| JP3559631B2 (ja) | 半導体メモリ及びデータ処理装置 | |
| CN101714407A (zh) | 行地址保留存储单元触发电路及行地址保留存储单元装置 | |
| KR101049942B1 (ko) | 다이내믹 직렬-병렬 캠 | |
| CN120216397A (zh) | 多路组相连缓存的路预测电路、方法、装置及处理器 | |
| Khamuruddeen et al. | Low Power Design of Pre Computation-Based Content-Addressable Memory | |
| JP2009289023A (ja) | キャッシュメモリ装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |