CN102473456B - 非易失性存储器的层级式交点阵列 - Google Patents
非易失性存储器的层级式交点阵列 Download PDFInfo
- Publication number
- CN102473456B CN102473456B CN201080032414.2A CN201080032414A CN102473456B CN 102473456 B CN102473456 B CN 102473456B CN 201080032414 A CN201080032414 A CN 201080032414A CN 102473456 B CN102473456 B CN 102473456B
- Authority
- CN
- China
- Prior art keywords
- block
- memory cells
- selection
- control line
- select
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/003—Cell access
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/004—Reading or sensing circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/20—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having two electrodes, e.g. diodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/24—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
- H10N70/245—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies the species being metal cations, e.g. programmable metallization cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/828—Current flow limiting means within the switching material region, e.g. constrictions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/841—Electrodes
- H10N70/8416—Electrodes adapted for supplying ionic species
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8833—Binary metal oxides, e.g. TaOx
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8836—Complex metal oxides, e.g. perovskites, spinels
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/76—Array using an access device for each cell which being not a transistor and not a diode
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/77—Array wherein the memory element being directly connected to the bit lines and word lines without any access device being used
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/78—Array wherein the memory cells of a group share an access device, all the memory cells of the group having a common electrode and the access device being not part of a word line or a bit line driver
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/30—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Materials Engineering (AREA)
- Semiconductor Memories (AREA)
- Mram Or Spin Memory Techniques (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/502,199 US8098507B2 (en) | 2009-07-13 | 2009-07-13 | Hierarchical cross-point array of non-volatile memory |
| US12/502,199 | 2009-07-13 | ||
| PCT/US2010/041552 WO2011008652A1 (en) | 2009-07-13 | 2010-07-09 | Hierarchical cross-point array of non-volatile memory |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102473456A CN102473456A (zh) | 2012-05-23 |
| CN102473456B true CN102473456B (zh) | 2014-12-17 |
Family
ID=42790866
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201080032414.2A Expired - Fee Related CN102473456B (zh) | 2009-07-13 | 2010-07-09 | 非易失性存储器的层级式交点阵列 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US8098507B2 (enExample) |
| JP (1) | JP5531099B2 (enExample) |
| KR (1) | KR101402205B1 (enExample) |
| CN (1) | CN102473456B (enExample) |
| WO (1) | WO2011008652A1 (enExample) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8169811B2 (en) * | 2010-07-13 | 2012-05-01 | Nxp B.V. | Non-volatile re-programmable memory device |
| JP5802625B2 (ja) * | 2012-08-24 | 2015-10-28 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| KR101998673B1 (ko) | 2012-10-12 | 2019-07-11 | 삼성전자주식회사 | 저항성 메모리 장치 및 그것의 구동방법 |
| US8982647B2 (en) * | 2012-11-14 | 2015-03-17 | Crossbar, Inc. | Resistive random access memory equalization and sensing |
| US10157669B2 (en) * | 2013-04-02 | 2018-12-18 | Micron Technology, Inc. | Method of storing and retrieving information for a resistive random access memory (RRAM) with multi-memory cells per bit |
| WO2016018328A1 (en) * | 2014-07-31 | 2016-02-04 | Hewlett-Packard Development Company, L.P. | Crossbar arrays with shared drivers |
| US10134470B2 (en) | 2015-11-04 | 2018-11-20 | Micron Technology, Inc. | Apparatuses and methods including memory and operation of same |
| CN107086202A (zh) * | 2016-02-14 | 2017-08-22 | 复旦大学 | 一种可抑制三维水平交叉点式电阻转换存储器漏电流的集成结构 |
| US10446226B2 (en) | 2016-08-08 | 2019-10-15 | Micron Technology, Inc. | Apparatuses including multi-level memory cells and methods of operation of same |
| US11221974B2 (en) * | 2020-02-12 | 2022-01-11 | Alibaba Group Holding Limited | Device and method for low latency memory access |
| CN111724847A (zh) * | 2020-06-03 | 2020-09-29 | 厦门半导体工业技术研发有限公司 | 一种半导体集成电路器件及其使用方法 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4485459A (en) * | 1982-09-20 | 1984-11-27 | Fairchild Camera & Instrument Corp. | Redundant columns for byte wide memories |
| US6125066A (en) * | 1998-03-26 | 2000-09-26 | Infineon Technologies Ag | Circuit configuration and method for automatic recognition and elimination of word line/bit line short circuits |
| CN1433022A (zh) * | 2002-01-08 | 2003-07-30 | 三星电子株式会社 | 高密度磁随机存取存储器及其操作方法 |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5625780A (en) * | 1991-10-30 | 1997-04-29 | I-Cube, Inc. | Programmable backplane for buffering and routing bi-directional signals between terminals of printed circuit boards |
| DE10032274A1 (de) * | 2000-07-03 | 2002-01-24 | Infineon Technologies Ag | Integrierte Speicher mit Speicherzellen mit magnetoresistivem Speichereffekt |
| JP3737403B2 (ja) * | 2000-09-19 | 2006-01-18 | Necエレクトロニクス株式会社 | メモリセルアレイ、不揮発性記憶ユニットおよび不揮発性半導体記憶装置 |
| KR100451096B1 (ko) * | 2000-09-19 | 2004-10-02 | 엔이씨 일렉트로닉스 가부시키가이샤 | 자기메모리셀어레이를 갖는 비휘발성 반도체메모리장치 |
| US6686624B2 (en) * | 2002-03-11 | 2004-02-03 | Monolithic System Technology, Inc. | Vertical one-transistor floating-body DRAM cell in bulk CMOS process with electrically isolated charge storage region |
| JP4355136B2 (ja) | 2002-12-05 | 2009-10-28 | シャープ株式会社 | 不揮発性半導体記憶装置及びその読み出し方法 |
| JP4331966B2 (ja) * | 2003-04-14 | 2009-09-16 | 株式会社ルネサステクノロジ | 半導体集積回路 |
| EP1526548A1 (en) | 2003-10-22 | 2005-04-27 | STMicroelectronics S.r.l. | Improved bit line discharge method and circuit for a semiconductor memory |
| JP4177818B2 (ja) * | 2004-01-29 | 2008-11-05 | シャープ株式会社 | 半導体記憶装置 |
| JP3890341B2 (ja) * | 2004-09-03 | 2007-03-07 | 茂夫 酒井 | スリングにおけるアイスプライス端部の処理構造 |
| JP4490323B2 (ja) | 2005-04-20 | 2010-06-23 | 日本電信電話株式会社 | メモリ装置 |
| JP2007018588A (ja) * | 2005-07-06 | 2007-01-25 | Toshiba Corp | 半導体記憶装置および半導体記憶装置の駆動方法 |
| JP4909619B2 (ja) * | 2006-04-13 | 2012-04-04 | パナソニック株式会社 | 半導体記憶装置 |
| JP2008027544A (ja) * | 2006-07-24 | 2008-02-07 | Matsushita Electric Ind Co Ltd | 半導体記憶装置及びそのテスト方法 |
| US7463546B2 (en) * | 2006-07-31 | 2008-12-09 | Sandisk 3D Llc | Method for using a passive element memory array incorporating reversible polarity word line and bit line decoders |
| US7359226B2 (en) * | 2006-08-28 | 2008-04-15 | Qimonda Ag | Transistor, memory cell array and method for forming and operating a memory device |
| JP2009004725A (ja) | 2007-09-25 | 2009-01-08 | Panasonic Corp | 抵抗変化型不揮発性記憶装置 |
| US7974117B2 (en) * | 2008-10-30 | 2011-07-05 | Seagate Technology Llc | Non-volatile memory cell with programmable unipolar switching element |
-
2009
- 2009-07-13 US US12/502,199 patent/US8098507B2/en active Active
-
2010
- 2010-07-09 WO PCT/US2010/041552 patent/WO2011008652A1/en not_active Ceased
- 2010-07-09 KR KR1020127003807A patent/KR101402205B1/ko not_active Expired - Fee Related
- 2010-07-09 JP JP2012520685A patent/JP5531099B2/ja not_active Expired - Fee Related
- 2010-07-09 CN CN201080032414.2A patent/CN102473456B/zh not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4485459A (en) * | 1982-09-20 | 1984-11-27 | Fairchild Camera & Instrument Corp. | Redundant columns for byte wide memories |
| US6125066A (en) * | 1998-03-26 | 2000-09-26 | Infineon Technologies Ag | Circuit configuration and method for automatic recognition and elimination of word line/bit line short circuits |
| CN1433022A (zh) * | 2002-01-08 | 2003-07-30 | 三星电子株式会社 | 高密度磁随机存取存储器及其操作方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| KR20120026635A (ko) | 2012-03-19 |
| JP2012533143A (ja) | 2012-12-20 |
| WO2011008652A1 (en) | 2011-01-20 |
| US20110007548A1 (en) | 2011-01-13 |
| CN102473456A (zh) | 2012-05-23 |
| US8098507B2 (en) | 2012-01-17 |
| KR101402205B1 (ko) | 2014-05-30 |
| JP5531099B2 (ja) | 2014-06-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102473456B (zh) | 非易失性存储器的层级式交点阵列 | |
| US8203899B2 (en) | Memory cell with proportional current self-reference sensing | |
| JP5268481B2 (ja) | 不揮発性半導体記憶装置 | |
| US9548335B2 (en) | Apparatuses and operation methods associated with resistive memory cell arrays with separate select lines | |
| US11783902B2 (en) | Multi-state programming of memory cells | |
| US8120941B2 (en) | Bidirectional non-volatile memory array architecture | |
| JP5811693B2 (ja) | 抵抗変化型メモリデバイスおよびその駆動方法 | |
| US8363449B2 (en) | Floating source line architecture for non-volatile memory | |
| CN114388023B (zh) | 具有反转的mram元件竖直取向的改进的mram交叉点存储器 | |
| KR20240073152A (ko) | 교차점 어레이 리프레시 방식 | |
| US10192616B2 (en) | Ovonic threshold switch (OTS) driver/selector uses unselect bias to pre-charge memory chip circuit and reduces unacceptable false selects | |
| JP2012533194A (ja) | 活性イオン界面領域を備えた不揮発性メモリ | |
| US8537587B2 (en) | Dual stage sensing for non-volatile memory | |
| US8363450B2 (en) | Hierarchical cross-point array of non-volatile memory | |
| CN102446539B (zh) | 伪页面模式存储器架构和方法 | |
| US8949567B2 (en) | Cross-point resistive-based memory architecture | |
| JP5688081B2 (ja) | ブロック消去および一方向書込みを行う抵抗検知素子を有する不揮発性メモリアレイ | |
| JP2021140851A (ja) | 半導体記憶装置 | |
| KR20250112167A (ko) | 양측 방전이 있는 메모리 디바이스들 및 이를 동작시키기 위한 방법들 | |
| TW202536872A (zh) | 多模組陣列中之低錯誤率讀取操作 | |
| CN115731989A (zh) | 非易失性存储器及其写入方法和读取方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20141217 Termination date: 20180709 |