CN102369668B - 半导体装置 - Google Patents

半导体装置 Download PDF

Info

Publication number
CN102369668B
CN102369668B CN201080013413.3A CN201080013413A CN102369668B CN 102369668 B CN102369668 B CN 102369668B CN 201080013413 A CN201080013413 A CN 201080013413A CN 102369668 B CN102369668 B CN 102369668B
Authority
CN
China
Prior art keywords
mlut
wiring
address
data
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201080013413.3A
Other languages
English (en)
Chinese (zh)
Other versions
CN102369668A (zh
Inventor
弘中哲夫
谷川一哉
户口博昭
平川直树
石黑隆
佐藤正幸
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiyo Yuden Co Ltd
Original Assignee
Taiyo Yuden Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiyo Yuden Co Ltd filed Critical Taiyo Yuden Co Ltd
Publication of CN102369668A publication Critical patent/CN102369668A/zh
Application granted granted Critical
Publication of CN102369668B publication Critical patent/CN102369668B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736—Structural details of routing resources
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H03K19/17792—Structural details for adapting physical parameters for operating speed

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Logic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
CN201080013413.3A 2009-03-30 2010-03-24 半导体装置 Expired - Fee Related CN102369668B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2009-083786 2009-03-30
JP2009083786A JP5140029B2 (ja) 2009-03-30 2009-03-30 半導体装置
PCT/JP2010/055029 WO2010113713A1 (ja) 2009-03-30 2010-03-24 半導体装置

Publications (2)

Publication Number Publication Date
CN102369668A CN102369668A (zh) 2012-03-07
CN102369668B true CN102369668B (zh) 2014-09-17

Family

ID=42828008

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201080013413.3A Expired - Fee Related CN102369668B (zh) 2009-03-30 2010-03-24 半导体装置

Country Status (4)

Country Link
US (1) US8283945B2 (enExample)
JP (1) JP5140029B2 (enExample)
CN (1) CN102369668B (enExample)
WO (1) WO2010113713A1 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104617944B (zh) 2010-06-24 2018-03-16 太阳诱电株式会社 半导体装置
JP5890733B2 (ja) * 2012-04-09 2016-03-22 太陽誘電株式会社 再構成可能な半導体装置の配置配線方法、そのプログラム、及び配置配線装置
JP5822772B2 (ja) * 2012-04-11 2015-11-24 太陽誘電株式会社 再構成可能な半導体装置
US9350357B2 (en) 2012-10-28 2016-05-24 Taiyo Yuden Co., Ltd. Reconfigurable semiconductor device
US9514259B2 (en) 2012-11-20 2016-12-06 Taiyo Yuden Co., Ltd. Logic configuration method for reconfigurable semiconductor device
US9762865B2 (en) * 2013-03-15 2017-09-12 James Carey Video identification and analytical recognition system
TWI636667B (zh) * 2013-04-02 2018-09-21 Taiyo Yuden Co., Ltd. 可再構成之邏輯元件
JP6306846B2 (ja) 2013-09-16 2018-04-04 太陽誘電株式会社 再構成可能な論理デバイス
US9423452B2 (en) 2013-12-03 2016-08-23 Taiwan Semiconductor Manufacturing Company, Ltd. Contactless signal testing
JP6378775B2 (ja) * 2014-10-22 2018-08-22 太陽誘電株式会社 再構成可能デバイス
JP6390683B2 (ja) * 2016-09-28 2018-09-19 ミツミ電機株式会社 半導体集積回路

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6215327B1 (en) * 1999-09-01 2001-04-10 The United States Of America As Represented By The Secretary Of The Air Force Molecular field programmable gate array
US7365567B2 (en) * 2002-05-01 2008-04-29 Actel Corporation Three input field programmable gate array logic circuit configurable as a three input look up table, a D-latch or a D flip-flop
CN101310443A (zh) * 2005-11-28 2008-11-19 太阳诱电株式会社 半导体器件

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0220923A (ja) * 1988-07-08 1990-01-24 Fujitsu Ltd プログラマブル・ロジック・デバイス
JPH11238850A (ja) * 1998-02-19 1999-08-31 Toshiba Corp 半導体集積回路
JP3471628B2 (ja) 1998-05-12 2003-12-02 日本電信電話株式会社 書き換え可能な論理回路およびラッチ回路
US6150838A (en) * 1999-02-25 2000-11-21 Xilinx, Inc. FPGA configurable logic block with multi-purpose logic/memory circuit
JP3517839B2 (ja) 2000-11-29 2004-04-12 日本電信電話株式会社 プログラマブルセルアレイ回路
US6331788B1 (en) * 2001-07-03 2001-12-18 The United States Of America As Represented By The Secretary Of The Air Force Simplified cellular array structure for programmable Boolean networks
JP4226383B2 (ja) * 2003-04-23 2009-02-18 株式会社ミツトヨ 測長装置
US7102387B1 (en) * 2004-12-08 2006-09-05 The United States Of America As Represented By The Secretary Of The Air Force Periodic computation structure based on 1-input lookup tables
US7632745B2 (en) * 2007-06-30 2009-12-15 Intel Corporation Hybrid high-k gate dielectric film
US8010590B1 (en) * 2007-07-19 2011-08-30 Xilinx, Inc. Configurable arithmetic block and a method of implementing a configurable arithmetic block in a device having programmable logic
US7816946B1 (en) * 2008-01-31 2010-10-19 Actel Corporation Inverting flip-flop for use in field programmable gate arrays

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6215327B1 (en) * 1999-09-01 2001-04-10 The United States Of America As Represented By The Secretary Of The Air Force Molecular field programmable gate array
US7365567B2 (en) * 2002-05-01 2008-04-29 Actel Corporation Three input field programmable gate array logic circuit configurable as a three input look up table, a D-latch or a D flip-flop
CN101310443A (zh) * 2005-11-28 2008-11-19 太阳诱电株式会社 半导体器件

Also Published As

Publication number Publication date
US8283945B2 (en) 2012-10-09
CN102369668A (zh) 2012-03-07
WO2010113713A1 (ja) 2010-10-07
JP2010239325A (ja) 2010-10-21
US20120007635A1 (en) 2012-01-12
JP5140029B2 (ja) 2013-02-06

Similar Documents

Publication Publication Date Title
JP5140029B2 (ja) 半導体装置
US12015409B2 (en) Flip-flop with delineated layout for reduced footprint
KR950005022B1 (ko) 프로그래머블 논리회로
CN110634857B (zh) 包括多倍高度标准单元的集成电路及其设计方法
JPH07175719A (ja) ワード長をプログラム可能なメモリ
US5243238A (en) Configurable cellular array
US6198649B1 (en) Semiconductor memory device
JP6250548B2 (ja) 再構成可能な半導体装置の論理構成方法
JP4621215B2 (ja) モジュール式ｉ／ｏバンクアーキテクチャ
CN112416853A (zh) 带有智能存储器的堆叠可编程集成电路系统
JPH10135431A (ja) 半導体装置、半導体集積回路装置、フリップフロップ回路、排他的論理和回路、マルチプレクサ及び加算器
JP2008278508A (ja) 集積回路及びプログラマブル論理回路の相互接続方法
US7587697B1 (en) System and method of mapping memory blocks in a configurable integrated circuit
TWI601382B (zh) 查找表
US8434045B1 (en) System and method of providing a memory hierarchy
TWI601383B (zh) 查找表架構
WO2013153852A1 (ja) 再構成可能な半導体装置の配置配線方法、そのプログラム、及び配置配線装置
JP2010015328A (ja) メモリ・論理共役システム
US8159265B1 (en) Memory for metal configurable integrated circuits
WO2015121868A1 (en) Multistate register having a flip flop and multiple memristive devices
US20160086640A1 (en) Reconfigurable semiconductor integrated circuit and electronic device
JP5336398B2 (ja) 半導体集積回路、半導体集積回路の構成変更方法
CN105009454B (zh) 用于嵌入式可重配置计算的切换结构
CN100468314C (zh) 可编程序逻辑装置
JP5311382B2 (ja) 再構成可能集積回路

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20140917