CN102194705A - 具有保护性中介层的嵌入式裸片 - Google Patents

具有保护性中介层的嵌入式裸片 Download PDF

Info

Publication number
CN102194705A
CN102194705A CN2011100682079A CN201110068207A CN102194705A CN 102194705 A CN102194705 A CN 102194705A CN 2011100682079 A CN2011100682079 A CN 2011100682079A CN 201110068207 A CN201110068207 A CN 201110068207A CN 102194705 A CN102194705 A CN 102194705A
Authority
CN
China
Prior art keywords
nude film
intermediary layer
substrate
lamination
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2011100682079A
Other languages
English (en)
Other versions
CN102194705B (zh
Inventor
吴亚伯
吴嘉洛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kaiwei International Co
Marvell International Ltd
Marvell Asia Pte Ltd
Original Assignee
Mawier International Trade Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mawier International Trade Co Ltd filed Critical Mawier International Trade Co Ltd
Publication of CN102194705A publication Critical patent/CN102194705A/zh
Application granted granted Critical
Publication of CN102194705B publication Critical patent/CN102194705B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24226—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the item being planar
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73259—Bump and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73267—Layer and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06572—Auxiliary carrier between devices, the carrier having an electrical connection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
    • H01L2924/15331—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

本公开涉及具有保护性中介层的嵌入式裸片，本公开的实施方式提供一种衬底，该衬底具有(i)第一叠层、(ii)第二叠层和(iii)布置于第一叠层与第二叠层之间的芯材料；以及附接至该第一叠层的裸片，该裸片具有键合至裸片的有源侧的表面的中介层，该表面包括(i)电介质材料和(ii)用以路由裸片的电信号的键合焊盘，中介层具有形成于其中的通孔，该通孔电耦合至键合焊盘以进一步路由裸片的电信号，其中裸片和中介层嵌入在衬底的芯材料中。可能描述和/或要求保护其他实施方式。

Description

具有保护性中介层的嵌入式裸片
与相关申请的交叉引用
本公开要求对提交于2010年3月18日的编号为61/315,319的美国临时专利申请的优先权，除可能存在的任何与本说明书不一致的章节之外，出于所有目的将该专利申请整体并入本文。
技术领域
本公开的实施方式涉及集成电路领域，并且更具体地涉及具有保护性中介层(interposer)的嵌入式裸片的技术、结构和配置。
背景技术
在此提供的背景技术描述是为了一般性地呈现本公开的上下文的目的。就在此背景技术部分中所描述的程度上的当前提名发明人的工作以及在提交时不作为现有技术的描述方面，都不被明示或者暗示地承认其为本公开的现有技术。
集成电路器件(比如晶体管)一般形成在裸片上，所述裸片耦合至衬底以形成封装体组件。在一些新兴的封装技术中，形成衬底以在该衬底上嵌入裸片。然而，裸片可能包括诸如低k电介质之类的电介质材料，这些材料容易遭受由应力或其他机械力所造成的裂缝、分层或者其他产量/可靠性缺陷。因此，与裸片在衬底内的嵌入相关联的应力或其他机械力可能会破坏电介质材料，从而导致裸片的产量/可靠性较低。
发明内容
在一个实施方式中，本公开包括一种方法，该方法包括：提供一种裸片，所述裸片具有键合至该裸片的有源侧的表面的中介层，该表面包括(i)电介质材料和(ii)用以路由裸片的电信号的键合焊盘，该中介层具有形成于其中的通孔，所述通孔电耦合至键合焊盘以进一步路由裸片的电信号；将裸片附接至衬底的一层；以及形成衬底的一个或多个附加层以将裸片嵌入衬底。
在另一实施方式中，本公开包括一种衬底，该衬底具有(i)第一叠层、(ii)第二叠层以及(iii)布置于第一叠层与第二叠层之间的芯材料；以及附接至第一叠层的裸片，所述裸片具有键合至该裸片的有源侧的表面的中介层，所述表面包括(i)电介质材料和(ii)用以路由裸片的电信号的键合焊盘，所述中介层具有形成于其中的通孔，该通孔电耦合至键合焊盘以进一步路由裸片的电信号，其中裸片和中介层嵌入在衬底的芯材料中。
附图说明
通过结合附图的以下详细描述将很容易理解本公开的实施方式。为了便于这一说明，相似参考编号指示相似结构元件。本文的实施方式通过举例方式而不是通过在附图中进行限制的方式来示出。
图1示意性地示出一种使用中介层来保护嵌入在衬底中的裸片的示例封装体组件。
图2示意性地示出在被耦合在一起之前的裸片和中介层。
图3示意性地示出在将裸片和中介层附接至衬底的一层后的封装体组件。
图4至图8示意性地示出在形成衬底的用以将裸片嵌入衬底的一个或多个附加层后的封装体组件。
图9是一种用于制造本文所述封装体组件的方法的工艺流程图。
具体实施方式
本公开的实施方式描述针对嵌入于衬底中的裸片和中介层的技术、结构和配置。在以下详细描述中，对构成本文一部分的随附附图做出了参考，在附图中自始至终以相似编号指示相似部件。可以利用其他实施方式以及做出结构或逻辑改变而不偏离本公开的范围。因此，以下详细描述并非以限制意义做出，并且实施方式的范围是由所附权利要求及其等同体来定义的。
描述可以使用基于透视的描述，比如上/下、之上/之下和/或顶部/底部。这样的描述仅用来帮助进行讨论，而并非旨在将本文所描述的实施方式的应用约束到任何特定取向。
针对本公开的目的，表述“A/B”意指A或者B。针对本公开的目的，表述“A和/或B”意指“(A)、(B)或者(A和B)”。针对本公开的目的，表述“A、B和C中的至少一个”意指“(A)、(B)、(C)、(A和B)、(A和C)、(B和C)或者(A、B和C)”。针对本公开的目的，表述“(A)B”意指“(B)或者(AB)”，亦即A为可选元素。
以对理解所提出的主题内容最有帮助的方式，将各种操作依次描述为多个分立的操作。然而，描述的顺序不应解释为暗示这些操作一定依赖于顺序。具体而言，这些操作可以不以所展现的顺序来执行。所描述的操作可以以与所描述的实施方式不同的顺序来执行。在附加实施方式中，可以执行各种附加操作和/或省略掉所描述的操作。
描述使用了短语“在一个实施方式中”、“在实施方式中”或者类似的语言，它们可以各自指一个或多个相同或不同的实施方式。此外，关于本公开的实施方式所用的术语“包括”、“包含”、“具有”等是同义的。
图1示意性地示出使用中介层108来保护嵌入在衬底160中的裸片102的示例封装体组件100。衬底160包括第一叠层116、第二叠层120和放置于第一叠层116与第二叠层120之间的芯材料118。第一叠层116和/或第二叠层120可以包含叠合材料，举例而言，比如基于环氧树脂/树脂的材料。在一些实施方式中，叠合材料包含4号阻燃剂(Flame Retardant 4，FR4)或者双马来酰亚胺三嗪(BT)。芯材料118例如可以包含树脂。在一些实施方式中，芯材料118包含B/C阶段热固性树脂。材料并不限于这些例子，并且在其他实施方式中可以使用其他针对第一叠层116、第二叠层120和/或芯材料118的合适的材料。
如图所示，衬底160还包括耦合至第一叠层116的第一阻焊(solder mask)层124和耦合至第二叠层120的第二阻焊层122。第一阻焊层124和第二阻焊层122一般包括阻焊(solder resist)材料，举例而言，比如环氧树脂。在其他实施方式中可以使用其他合适的材料来制造第一阻焊层124和第二阻焊层122。
衬底160还包括路由结构126、128、130、132和134，该路由结构分别设置于第一叠层116、芯材料118、第二叠层120、第二阻焊层122和第一阻焊层124中。路由结构126、128、130、132和134一般包括导电材料(例如，铜)，以路由裸片102的电信号。裸片102的电信号例如可以包括输入/输出(I/O)信号和/或用于形成于裸片102上的集成电路(IC)器件(未示出)的供电/接地。
如图所示，路由结构126、128、130、132和134可以包括：用以在衬底160的一层内路由电信号的线型结构、和/或用以将电信号路由通过衬底160的层的通孔型结构。在其他实施方式中，路由结构126、128、130、132和134可以包括除所描绘的配置之外的其他配置。虽然已描述并示出了用于衬底160的特定配置，但其他使用三维(3D)封装方法来将一个或多个裸片进行嵌入的衬底亦可从本文所述原理中受益。
如图所示，裸片102和中介层108可以被嵌入在衬底160中。根据各个实施方式，裸片102和中介层108嵌入在第一叠层116与第二叠层120之间的芯材料118中。
裸片102包括半导体材料，比如硅，并且一般包含IC器件(未示出)，比如形成于裸片102的有源侧S1上的用于逻辑和/或存储器或其他电路系统的晶体管。裸片102的非有源侧S2与裸片102的有源侧S1相对布置。有源侧S1和非有源侧S2一般指裸片102的相对表面，以便于对本文所述各种配置的描述而并非旨在限于裸片102的特定结构。
在一些实施方式中，使用胶黏剂(举例而言，比如树脂)将裸片102的非有源侧S2上的表面附接至第一叠层116。在其他实施方式中，可以使用其他技术(比如使用载体组)将裸片102耦合至第一叠层116。
裸片102的有源侧S1具有一个包括电介质材料104的表面。在一些实施方式中，电介质材料104包含低k电介质材料，该低k电介质材料具有比二氧化硅的介电常数更小的介电常数。低k电介质材料，诸如那些用于制造包括具有大约40纳米或更小尺寸的特征的裸片的材料，一般可能具有比非低k电介质材料更易遭受来自工艺相关应力的结构缺陷的材料性质。根据各个实施方式，电介质材料104包含掺杂有诸如碳或氟之类材料的二氧化硅。在其他实施方式中，电介质材料104可以包括其他低k电介质材料。
裸片102的有源侧S1上的表面还包括一个或多个键合焊盘106或者类似的结构，用于路由裸片102的电信号。该一个或多个键合焊盘106一般包括导电材料，举例而言，比如铝或者铜。在其他实施方式中可以使用其他合适的材料。
在一些实施方式中裸片102可以包括一个或多个裸片。例如，裸片102可以是片上系统(SOC)或者多芯片模块(MCM)配置的组成部分。
如图所示，中介层108耦合至裸片102(例如，在有源侧S1上的)的具有电介质材料104和一个或多个键合焊盘106的表面。中介层108一般包含形成于诸如硅之类的半导体材料中的一个或多个通孔110。在一些实施方式中，如图所示，该一个或多个通孔110包括硅贯通孔(through-silicon via，TSV)，其完全穿透中介层108。一个或多个通孔110电耦合至一个或多个键合焊盘106并且一般填充有导电材料(例如铜)以进一步路由裸片102的电信号。
可以例如使用热压缩工艺或者焊接回流工艺将中介层108键合至裸片102。在一些实施方式中，将与一个或多个通孔110耦合的金属或焊接材料键合至布置于裸片102的有源侧S1上的金属或焊接材料。例如，可以使用热压缩来形成中介层108与裸片102之间的金属-金属键合，举例而言，诸如铜与铜、金与铜或者金与金。可以使用焊接回流来形成焊料键合，举例而言，诸如焊料与焊料或者焊料与金属。可以使用各种结构来形成键合，举例而言，诸如包括再分布层(RDL)焊盘配置的凸块、导柱(pillar)和焊盘(例如一个或多个键合焊盘106)。在其他实施方式中可以使用其他合适的材料、结构和/或键合技术。
在一些实施方式中，裸片102和中介层108二者包括具有相同或相似热膨胀系数(CTE)的材料(例如，硅)。针对裸片102和中介层108使用具有相同或相似CTE的材料减小了与材料的加热和/或冷却失配相关联的应力。
根据各个实施方式，中介层108被配置用以保护裸片102的电介质材料104免受与在衬底160中嵌入裸片102相关联的裂缝或其他缺陷的损害。例如，用以在衬底160中嵌入裸片102的一个或多个层的形成(例如，芯材料118的沉积)可以产生应力，而该应力造成裸片的电介质材料104中的结构缺陷。中间层108向裸片102(例如电介质材料104)提供物理缓冲、支撑以及加固剂，特别是在形成所述一个或多个层用以在衬底160中嵌入裸片102的过程中尤为如此。亦即，本文所述的耦合至中介层108的裸片102提供受保护的集成电路结构150，其在结构上比仅裸片102自身更能抵抗与衬底160的制造相关的应力，从而使得裸片102产量和可靠性提高。虽然已针对图1中所示衬底160总体上描述了实施方式，但从这些原理中受益的其他衬底配置也包括在本公开的范围中。
路由结构126、128、130、132和134电耦合至一个或多个通孔110，以进一步在整个衬底160中路由裸片102的电信号。例如，一个或多个通孔110可以电耦合至路由结构128，该路由结构128使用扇出、扇入或直式连接来布置在芯材料118的区域中。在一些实施方式中，包括导电材料(例如铜)的再分布层112形成于中介层108上，以在一个或多个通孔110与路由结构128之间路由电信号。如图所示，路由结构126、128、130、132和134可以用于在衬底160的相对表面上为裸片102的电信号提供电连接。
可以形成附加结构来进一步路由裸片102的电信号。例如，可以在衬底160的表面上形成一个或多个键合焊盘136。在所描绘的实施方式中，一个或多个键合焊盘136布置在第一阻焊层124中并且电耦合至一个或多个通孔110。虽未绘出，但在其他实施方式中可以在第二阻焊层122中形成一个或多个键合焊盘。一个或多个键合焊盘136一般包括导电材料，比如铜或者铝。在其他实施方式中可以使用其他导电材料来形成一个或多个键合焊盘136。
在一些实施方式中，在一个或多个键合焊盘136上形成一个或多个焊球138或者类似的封装体互连结构，以促进封装体组件100与其他电子部件(例如，诸如母板之类的印刷电路板)的电耦合。根据各个实施方式，封装体组件100为球栅阵列(BGA)封装体。在其他实施方式中，封装体组件100可以包括其他类型的封装体。
可将无源或有源器件耦合至衬底160。例如，在图1中，无源器件175(例如电容器)电耦合至布置在第二阻焊层122中的路由结构132。在其他实施方式中，可以将其他类型的无源和/或有源器件电耦合至衬底160。
图2示意性地示出在被耦合在一起之前的裸片102和中介层108。裸片102和中介层108可以与已针对图1描述的实施方式相一致。
可以使用公知的半导体制造技术来制作裸片102。例如，裸片102可以与多个其他裸片形成在一个晶片上，其中在裸片102的有源侧S1上形成有诸如晶体管之类的一个或多个IC器件(未示出)。电介质材料104和一个或多个键合焊盘106一般形成在裸片102的有源侧S1上的表面上。可将晶片单体化，以提供单体形式的裸片102。
中介层108可以同样使用公知的半导体制造技术来制作。与裸片102类似，中介层108可以与多个其他中介层形成于一个晶片上。穿过中介层108可以形成一个或多个通孔110和/或在中介层108的表面上可以形成再分布层112。可将晶片单体化，以提供单体形式的中介层108。
根据各种技术，裸片102和中介层108可以以单体形式或晶片形式或者单体与晶片组合的形式来键合在一起。例如，可将中介层108进行单体化并且将其键合至晶片形式的裸片102，或者反之亦然。
根据各个实施方式，使用如本文所述的热压缩工艺或者焊接回流工艺将中介层108键合至裸片102。亦即，在中介层108和裸片102上形成一个或多个导电结构(例如，导柱、凸块、焊盘、再分布层)，以在中介层108与裸片102之间形成键合。可以使用任何合适的热压缩工艺或焊接回流工艺将裸片102的一个或多个键合焊盘106电耦合至中介层108的一个或多个通孔110，以在一个或多个导电结构之间形成键合。中介层108键合至裸片102(例如，有源侧S1上的)的在其上布置有电介质材料104和一个或多个键合焊盘106的表面，如箭头所示。
图3示意性地示出在将裸片102和中介层108附接至衬底(例如图1的衬底160)的一层后的封装体组件300。在一些实施方式中，衬底的该层为第一叠层116。第一叠层116可以与已针对图1描述的实施方式一致。
可以使用胶黏剂114将裸片102附接至第一叠层116，以将裸片102的非有源侧S2耦合至第一叠层116。胶黏剂114可以与已针对图1描述的实施方式一致。在其他实施方式中可以使用其他技术(例如，载体组)将裸片102附接至衬底的该层。
图4至图8示意性地示出在形成衬底的用以将裸片嵌入衬底的一个或多个附加层后的封装体组件。图4的封装体组件400代表在形成衬底(例如图1的衬底160)的芯材料118之后图3的封装体组件300。芯材料118可以与已联系图1描述的实施方式一致。
如图所示，可以沉积芯材料118，以封装裸片102和中介层108。例如，芯材料118可以通过将热固性树脂沉积在模具中来形成。
根据一些实施方式，中介层108被布置用以保护裸片102的电介质材料104免受与芯材料118的沉积相关联的应力的损害。裸片102上的中介层108形成如针对图1所述的受保护的IC结构150。
在一些实施方式中，在沉积芯材料118之前在第一叠层116上形成路由结构128。可以在将裸片102附接至第一叠层116之前将路由结构128形成在第一叠层116上。路由结构128可以与已针对图1描述的实施方式一致。
如图所示，图5的封装体组件500代表在对芯材料118构图并形成附加路由结构128和路由结构130之后图4的封装体组件400。路由结构130可以与已针对图1描述的实施方式一致。
可以使用任何合适的工艺(例如光刻/蚀刻或激光打孔)对芯材料118进行构图，以去除芯材料118的一些部分。去除芯材料118的一些部分以允许导电材料的沉积，从而形成路由结构128、130。例如，可以对芯材料118进行构图以促进通过芯材料118与中介层108的一个或多个通孔110的电连接的形成。如图所示，例如可以通过沉积导电材料以形成通过再分布层112与一个或多个通孔110电耦合的路由结构128、130，来形成电连接。
封装体组件600代表在芯材料118上形成第二叠层120之后的封装体组件500。第二叠层120可以与已针对图1描述的实施方式一致。
可以通过在芯材料118上沉积叠合材料并对叠合材料进行构图以促进通过叠合材料与中介层108的一个或多个通孔110的电连接的形成，来形成第二叠层120。例如，可以将导电材料沉积在第二叠层120的已进行构图的区域中，如图所示，在该区域中已去除叠合材料来形成附加的路由结构130。路由结构130提供通过第二叠层120与一个或多个通孔110的电连接。
封装体组件700代表在第二叠层120上形成阻焊层(例如图1的第二阻焊层122)之后的封装体组件600。第二阻焊层122可以与针对图1所述的实施方式一致。
可以通过在第二叠层120上沉积和/或构图导电材料来形成路由结构132。路由结构132可以与针对图1所述的实施方式一致。可以沉积和/或构图阻焊材料来形成第二阻焊层122。阻焊材料可以如此形成，使得路由结构132的一些路由结构被暴露用于进一步的电连接。
封装体组件800代表在第一叠层116中形成路由结构126之后并且在第一叠层116上形成阻焊层(例如图1的第一阻焊层124)之后的封装体组件700。第一阻焊层124、一个或多个键合焊盘136、一个或多个焊球138以及路由结构126、134可以与针对图1所述的实施方式一致。
在一些实施方式中，第一叠层116被构图用以促进通过第一叠层116与中介层108的一个或多个通孔110的电连接的形成。可以将导电材料沉积到第一叠层的已进行构图的部分中，以形成提供与一个或多个通孔110的电连接的路由结构126。
路由结构134形成在第一叠层116上并且电耦合至路由结构126，以路由裸片102的电信号。一个或多个键合焊盘136形成在路由结构126上。沉积和/或构图阻焊材料以形成阻焊层124。在阻焊材料中可以形成开口，以允许焊球138在一个或多个键合焊盘134上的形成/放置。
图9是用于制造本文所述封装体组件(例如图1的封装体组件100)的方法900的工艺流程图。方法900可以与针对图1至图8描述的实施方式一致。
在902处，方法900包括制造裸片(例如图1的裸片102)。该裸片可以使用公知的半导体制造技术来制造。将裸片的有源侧(例如，图1的有源侧S1)上的表面制造成包含电介质材料(例如，图1的电介质材料104)和键合焊盘(例如，图1的一个或多个键合焊盘106)或者类似结构，以路由裸片的电信号。
在904处，方法900还包括制造中介层(例如，图1的中介层108)。该中介层可以使用公知的半导体制造技术来制造。将中介层制造成包含形成于其中的通孔(例如，图1的一个或多个通孔110)。
在906处，方法900还包括将中介层键合至裸片。可以例如使用热压缩工艺或者焊接回流工艺来将中介层键合至裸片。在一些实施方式中，键合工艺形成将中介层的通孔和裸片的键合焊盘进行电耦合的键合。可以例如使用凸块、导柱、焊盘等将中介层耦合至裸片，以在中介层与裸片之间形成导电键合。
在908处，方法900还包括提供这样的裸片，其具有键合至该裸片的有源侧的表面的中介层。在一些实施方式中，裸片的表面包含电介质材料和键合焊盘，以路由裸片的电信号。中介层具有与键合焊盘电耦合的通孔，以进一步路由裸片的电信号。
在910处，方法900还包括将裸片附接至衬底(例如，图1的衬底160)的一层(例如，图1的第一叠层116)。例如，可以使用胶黏剂或载体组将裸片附接至衬底的该层。
在912处，方法900还包括形成衬底的一个或多个附加层以在衬底中嵌入半导体裸片。中介层被布置用以保护裸片的电介质材料免受与形成一个或多个附加层相关联的应力的损害。
形成衬底的一个或多个附加层包括形成衬底的芯(例如，图1的芯材料118)。可以通过沉积芯材料(比如树脂)以封装裸片和中介层，从而形成所述芯。(例如通过构图)芯材料的某些部分被去除，或者除此之外在芯材料中提供开口以促进通过芯材料与中介层的通孔的电连接的形成。例如，可以在芯材料的构图部分中沉积导电材料以提供电连接(例如，图1的路由结构128)。
形成衬底的一个或多个附加层还可以包括在芯材料上形成一层。在一些实施方式中，通过在芯材料上沉积叠合材料来形成叠层(例如，图1的第二叠层120)。可以(例如通过构图)去除叠合材料的某些部分，或者除此之外可以在叠层中提供开口以促进通过叠合材料与中介层的通孔的电连接的形成。例如，可以在叠合材料的构图部分沉积导电材料以提供电连接(例如，图1的路由结构130)。
形成一个或多个附加层还可以包括在沉积于芯材料上的叠合材料上形成阻焊层(例如图1的第二阻焊层122)。可以通过沉积和/或构图导电材料以形成路由结构(例如，图1的路由结构132)、并且通过沉积和/或构图阻焊材料以允许与该路由结构的进一步电连接，来形成阻焊层。例如，可将无源器件(例如，图1的无源器件175)电耦合至路由结构。
形成一个或多个附加层还可以包括：(例如通过构图)去除衬底的层(例如，图1的第一叠层116)的叠合材料的某些部分，或者除此之外在叠合材料中提供开口以促进通过衬底的所述层与中介层的通孔的电连接的形成。可向去除的部分或开口中沉积导电材料，以形成电连接(例如，图1的路由结构126)。
形成一个或多个附加层还可以包括在衬底的层上形成阻焊层(例如，图1的第一阻焊层124)。可以通过沉积和/或构图导电材料以形成路由结构(例如，图1的路由结构134)、并且通过沉积和/或构图阻焊材料以允许进一步的电连接，来形成阻焊层。在该路由结构上可以形成一个或多个键合焊盘(例如，一个或多个键合焊盘136)。
在914处，方法900还包括在衬底上形成一个或多个封装体互连结构。该一个或多个封装体互连结构例如可以包括焊球(例如，焊球118)或者任何其他进一步路由用于封装体组件(例如，图1的封装体组件100)的裸片的电信号的其他类似结构。在一个实施方式中，焊球附接至阻焊层的一个或多个键合焊盘，以进一步路由裸片的电信号。
虽然在本文中示例说明了某些实施方式，但在不偏离本公开的范围的前提下，为了实现相同用途而计算出的多种替代和/或等效实施方式或实现方式可以替代所示和所述的实施方式。本公开旨在涵盖本文所讨论的实施方式的任何修改和改动。因此，本文所述实施方式显然仅应由权利要求及其等同体所限定。

Claims (20)

1.一种方法，其包括：
提供一个裸片，所述裸片具有键合至所述裸片的有源侧的表面的中介层，所述表面包括(i)电介质材料和(ii)用以路由所述裸片的电信号的键合焊盘，所述中介层具有形成于其中的通孔，所述通孔电耦合至所述键合焊盘以进一步路由所述裸片的所述电信号；
将所述裸片附接至衬底的一层；以及
形成所述衬底的一个或多个附加层，以将所述裸片嵌入在所述衬底中。
2.根据权利要求1所述的方法，其中提供一个裸片，所述裸片具有键合至裸片的有源侧的表面的中介层包括：
制造所述裸片；
制造所述中介层；以及
将所述中介层键合至所述裸片的所述有源侧的所述表面。
3.根据权利要求2所述的方法，其中：
使用热压缩工艺或者焊接回流工艺将所述中介层键合至所述裸片；
所述裸片包括硅并且所述中介层包括硅；
所述中介层的通孔包括硅贯通孔(TSV)；以及
所述裸片的所述电介质材料为低k电介质材料。
4.根据权利要求1所述的方法，其中：
通过使用胶黏剂将所述裸片附接至所述衬底的所述层，来将所述裸片的非有源侧耦合至所述衬底的所述层；
所述衬底的所述层包括叠合材料；以及
所述裸片的所述非有源侧与所述裸片的所述有源侧相对布置。
5.根据权利要求1所述的方法，其中形成所述一个或多个附加层包括：
沉积包括树脂的芯材料，以封装所述裸片和所述中介层；以及
对所述芯材料进行构图，以促进通过所述芯材料与所述中介层的所述通孔的电连接的形成。
6.根据权利要求5所述的方法，其中形成所述一个或多个附加层还包括：
在所述芯材料上沉积叠合材料；以及
对所述叠合材料进行构图，以促进通过所述叠合材料与所述中介层的所述通孔的电连接的形成。
7.根据权利要求6所述的方法，其中形成所述一个或多个附加层还包括：
在沉积于所述芯材料上的所述叠合材料上形成阻焊层。
8.根据权利要求7所述的方法，其中形成所述一个或多个附加层还包括：
构图所述衬底的所述层，以促进通过所述衬底的所述层与所述中介层的所述通孔的电连接的形成。
9.根据权利要求8所述的方法，其中形成所述一个或多个附加层还包括：
在所述衬底的所述层上形成阻焊层。
10.根据权利要求9所述的方法，其还包括：
向所述阻焊层附接焊球。
11.一种装置，其包括：
衬底，其具有(i)第一叠层、(ii)第二叠层以及(iii)布置于所述第一叠层与所述第二叠层之间的芯材料；以及
附接至所述第一叠层的裸片，所述裸片具有键合至所述裸片的有源侧的表面的中介层，所述表面包括(i)电介质材料和(ii)用以路由所述裸片的电信号的键合焊盘，所述中介层具有形成于其中的通孔，所述通孔电耦合至所述键合焊盘以进一步路由所述裸片的所述电信号，其中所述裸片和所述中介层嵌入在所述衬底的芯材料中。
12.根据权利要求11所述的装置，其中：
所述裸片包括硅并且所述中介层包括硅；
所述中介层的所述通孔包括硅贯通孔(TSV)；
所述裸片的所述电介质材料为低k电介质材料；
所述裸片的所述键合焊盘包括铝或者铜；
所述衬底的所述芯材料包括树脂；以及
使用金属-金属键合或者焊料键合将所述中介层键合至所述裸片。
13.根据权利要求11所述的装置，其中：
使用胶黏剂将所述裸片附接至所述第一叠层，以将所述裸片的非有源侧耦合至所述第一叠层；
所述裸片的所述非有源侧与所述裸片的所述有源侧相对布置。
14.根据权利要求11所述的装置，还包括：
一个或多个路由结构，其电耦合至所述中介层的所述通孔，用以进一步通过所述芯材料、所述第一叠层和所述第二叠层路由所述裸片的电信号。
15.根据权利要求14所述的装置，其中使用形成于所述中介层上的再分布层将所述一个或多个路由结构电耦合至所述中介层的所述通孔。
16.根据权利要求14所述的装置，其中所述一个或多个路由结构包括铜。
17.根据权利要求11所述的装置，其中所述衬底还包括：
第一阻焊层，耦合至所述第一叠层；以及
第二阻焊层，耦合至所述第二叠层。
18.根据权利要求17所述的装置，其中所述衬底还包括：
键合焊盘，i)布置于所述第一阻焊层中并且ii)电耦合至所述一个或多个通孔，以进一步路由所述裸片的所述电信号。
19.根据权利要求18所述的装置，还包括：
焊球，其耦合至布置于所述第一阻焊层中的所述键合焊盘，所述焊球进一步路由所述裸片的所述电信号。
20.根据权利要求19所述的装置，其中所述衬底包括球栅阵列(BGA)衬底。
CN201110068207.9A 2010-03-18 2011-03-18 具有保护性中介层的嵌入式裸片 Active CN102194705B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US31531910P 2010-03-18 2010-03-18
US61/315,319 2010-03-18

Publications (2)

Publication Number Publication Date
CN102194705A true CN102194705A (zh) 2011-09-21
CN102194705B CN102194705B (zh) 2014-07-23

Family

ID=44602547

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201110068207.9A Active CN102194705B (zh) 2010-03-18 2011-03-18 具有保护性中介层的嵌入式裸片

Country Status (4)

Country Link
US (1) US8338934B2 (zh)
JP (1) JP5327654B2 (zh)
CN (1) CN102194705B (zh)
TW (1) TWI560824B (zh)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103915414A (zh) * 2012-12-31 2014-07-09 英特尔移动通信有限责任公司 倒装芯片晶片级封装及其方法
CN104485320A (zh) * 2014-12-30 2015-04-01 华天科技（西安）有限公司 一种有垂直通孔的埋入式传感芯片封装结构及其制备方法
CN105934095A (zh) * 2016-06-28 2016-09-07 广东欧珀移动通信有限公司 Pcb板及具有其的移动终端
CN106206530A (zh) * 2014-11-26 2016-12-07 台湾积体电路制造股份有限公司 半导体器件及其制造方法
CN109216284A (zh) * 2017-06-30 2019-01-15 台湾积体电路制造股份有限公司 集成电路封装件及其形成方法
CN109786362A (zh) * 2017-11-14 2019-05-21 旺宏电子股份有限公司 无焊垫外扇晶粒叠层结构及其制作方法
CN109904127A (zh) * 2015-06-16 2019-06-18 合肥矽迈微电子科技有限公司 封装结构及封装方法
US11239233B2 (en) 2017-06-30 2022-02-01 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit packages and methods of forming same

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5460388B2 (ja) * 2010-03-10 2014-04-02 新光電気工業株式会社 半導体装置及びその製造方法
US9721872B1 (en) 2011-02-18 2017-08-01 Amkor Technology, Inc. Methods and structures for increasing the allowable die size in TMV packages
KR101366461B1 (ko) 2012-11-20 2014-02-26 앰코 테크놀로지 코리아 주식회사 반도체 디바이스 및 그 제조 방법
US9799592B2 (en) 2013-11-19 2017-10-24 Amkor Technology, Inc. Semicondutor device with through-silicon via-less deep wells
US9041207B2 (en) * 2013-06-28 2015-05-26 Intel Corporation Method to increase I/O density and reduce layer counts in BBUL packages
US9543373B2 (en) * 2013-10-23 2017-01-10 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor structure and manufacturing method thereof
KR101607981B1 (ko) 2013-11-04 2016-03-31 앰코 테크놀로지 코리아 주식회사 반도체 패키지용 인터포저 및 이의 제조 방법, 제조된 인터포저를 이용한 반도체 패키지
US9852998B2 (en) * 2014-05-30 2017-12-26 Taiwan Semiconductor Manufacturing Company, Ltd. Ring structures in device die
US9418965B1 (en) 2014-10-27 2016-08-16 Altera Corporation Embedded interposer with through-hole vias
US9515017B2 (en) * 2014-12-18 2016-12-06 Intel Corporation Ground via clustering for crosstalk mitigation
US9984998B2 (en) 2016-01-06 2018-05-29 Taiwan Semiconductor Manufacturing Company, Ltd. Devices employing thermal and mechanical enhanced layers and methods of forming same
US9922895B2 (en) * 2016-05-05 2018-03-20 Taiwan Semiconductor Manufacturing Company, Ltd. Package with tilted interface between device die and encapsulating material
JP2018018936A (ja) * 2016-07-27 2018-02-01 イビデン株式会社 配線基板
US9960328B2 (en) 2016-09-06 2018-05-01 Amkor Technology, Inc. Semiconductor device and manufacturing method thereof
US10790257B2 (en) 2016-09-30 2020-09-29 Intel Corporation Active package substrate having anisotropic conductive layer
WO2018063384A1 (en) * 2016-09-30 2018-04-05 Intel Corporation Active package substrate having embedded interposer
JP6822192B2 (ja) * 2017-02-13 2021-01-27 Tdk株式会社 電子部品内蔵基板
US10687419B2 (en) 2017-06-13 2020-06-16 Advanced Semiconductor Engineering, Inc. Semiconductor package device and method of manufacturing the same
CN111415908B (zh) * 2019-01-07 2022-02-22 台达电子企业管理（上海）有限公司 电源模块、芯片嵌入式封装模块及制备方法
US11239193B2 (en) * 2020-01-17 2022-02-01 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit package and method
US11450615B2 (en) * 2020-06-12 2022-09-20 Taiwan Semiconductor Manufacturing Company, Ltd. Package structure and method of fabricating the same
CN113838829A (zh) * 2020-06-23 2021-12-24 欣兴电子股份有限公司 封装载板及其制作方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1158006A (zh) * 1995-11-30 1997-08-27 洛克希德马汀公司 具有降低应力成模衬底部分的挠性层的高密度互连电路模件
US20070152318A1 (en) * 2005-12-30 2007-07-05 Chia-Wen Chiang Structure and process of chip package
US20080142946A1 (en) * 2006-12-13 2008-06-19 Advanced Chip Engineering Technology Inc. Wafer level package with good cte performance
US20080237836A1 (en) * 2007-03-27 2008-10-02 Phoenix Precision Technology Corporation Semiconductor chip embedding structure

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000223645A (ja) 1999-02-01 2000-08-11 Mitsubishi Electric Corp 半導体装置
US7161239B2 (en) * 2000-12-22 2007-01-09 Broadcom Corporation Ball grid array package enhanced with a thermal and electrical connector
US7202556B2 (en) * 2001-12-20 2007-04-10 Micron Technology, Inc. Semiconductor package having substrate with multi-layer metal bumps
SG104293A1 (en) * 2002-01-09 2004-06-21 Micron Technology Inc Elimination of rdl using tape base flip chip on flex for die stacking
US6506633B1 (en) 2002-02-15 2003-01-14 Unimicron Technology Corp. Method of fabricating a multi-chip module package
SG135074A1 (en) * 2006-02-28 2007-09-28 Micron Technology Inc Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
US7687899B1 (en) * 2007-08-07 2010-03-30 Amkor Technology, Inc. Dual laminate package structure with embedded elements
JP5101240B2 (ja) * 2007-10-25 2012-12-19 日本特殊陶業株式会社 板状部品内蔵配線基板
US8230589B2 (en) * 2008-03-25 2012-07-31 Intel Corporation Method of mounting an optical device
JP2009289802A (ja) * 2008-05-27 2009-12-10 Tdk Corp 電子部品内蔵モジュール及びその製造方法
FR2938976A1 (fr) 2008-11-24 2010-05-28 St Microelectronics Grenoble Dispositif semi-conducteur a composants empiles
US8900921B2 (en) 2008-12-11 2014-12-02 Stats Chippac, Ltd. Semiconductor device and method of forming topside and bottom-side interconnect structures around core die with TSV

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1158006A (zh) * 1995-11-30 1997-08-27 洛克希德马汀公司 具有降低应力成模衬底部分的挠性层的高密度互连电路模件
US20070152318A1 (en) * 2005-12-30 2007-07-05 Chia-Wen Chiang Structure and process of chip package
US20080142946A1 (en) * 2006-12-13 2008-06-19 Advanced Chip Engineering Technology Inc. Wafer level package with good cte performance
US20080237836A1 (en) * 2007-03-27 2008-10-02 Phoenix Precision Technology Corporation Semiconductor chip embedding structure

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103915414A (zh) * 2012-12-31 2014-07-09 英特尔移动通信有限责任公司 倒装芯片晶片级封装及其方法
US11056471B2 (en) 2014-11-26 2021-07-06 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method of manufacture
CN106206530A (zh) * 2014-11-26 2016-12-07 台湾积体电路制造股份有限公司 半导体器件及其制造方法
US10008485B2 (en) 2014-11-26 2018-06-26 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method of manufacture
CN106206530B (zh) * 2014-11-26 2019-01-11 台湾积体电路制造股份有限公司 半导体器件及其制造方法
US10515937B2 (en) 2014-11-26 2019-12-24 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method of manufacture
CN104485320A (zh) * 2014-12-30 2015-04-01 华天科技（西安）有限公司 一种有垂直通孔的埋入式传感芯片封装结构及其制备方法
CN109904127A (zh) * 2015-06-16 2019-06-18 合肥矽迈微电子科技有限公司 封装结构及封装方法
CN109904127B (zh) * 2015-06-16 2023-09-26 合肥矽迈微电子科技有限公司 封装结构及封装方法
CN105934095B (zh) * 2016-06-28 2019-02-05 Oppo广东移动通信有限公司 Pcb板及具有其的移动终端
CN105934095A (zh) * 2016-06-28 2016-09-07 广东欧珀移动通信有限公司 Pcb板及具有其的移动终端
CN109216284A (zh) * 2017-06-30 2019-01-15 台湾积体电路制造股份有限公司 集成电路封装件及其形成方法
US10872885B2 (en) 2017-06-30 2020-12-22 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit packages and methods of forming same
US11239233B2 (en) 2017-06-30 2022-02-01 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit packages and methods of forming same
CN109786362A (zh) * 2017-11-14 2019-05-21 旺宏电子股份有限公司 无焊垫外扇晶粒叠层结构及其制作方法

Also Published As

Publication number Publication date
JP2011199288A (ja) 2011-10-06
US20110227223A1 (en) 2011-09-22
TWI560824B (en) 2016-12-01
US8338934B2 (en) 2012-12-25
TW201145478A (en) 2011-12-16
CN102194705B (zh) 2014-07-23
JP5327654B2 (ja) 2013-10-30

Similar Documents

Publication Publication Date Title
CN102194705B (zh) 具有保护性中介层的嵌入式裸片
US9985005B2 (en) Chip package-in-package
CN103168358A (zh) 嵌入式结构及其制造方法
US10867907B2 (en) Package substrate and method of fabricating the same
TWI616990B (zh) 一種高密度立體封裝的積體電路系統
CN103077933B (zh) 三维的芯片到晶圆级集成
US7514770B2 (en) Stack structure of carrier board embedded with semiconductor components and method for fabricating the same
JP2017050315A (ja) プリント配線板及びプリント配線板の製造方法
JP4800606B2 (ja) 素子内蔵基板の製造方法
US20140355215A1 (en) Embedded Heat Slug to Enhance Substrate Thermal Conductivity
US20180130761A1 (en) Semiconductor package, manufacturing method thereof, and electronic element module using the same
TWI493636B (zh) 具有集成插槽的系統級封裝及用於製造其的方法
JP2007535156A (ja) 埋込み構成要素からの熱伝導
US11129314B2 (en) Stepped component assembly accommodated within a stepped cavity in component carrier
TW202042362A (zh) 包含以一第一方向對齊之第一焊點互連件及以一第二方向對齊之第二焊點互連件之裝置
JP2014507809A (ja) Ｐｃｂ基板に埋め込まれたチップモジュール
KR101341619B1 (ko) 반도체 패키지 및 그의 제조 방법
US11291119B2 (en) Semi-flex component carrier with dielectric material surrounding an embedded component and having locally reduced young modulus
JP4619807B2 (ja) 部品内蔵モジュールおよび部品内蔵モジュールを備えた電子機器
JP2006165073A (ja) 半導体装置およびその製造方法
US9728507B2 (en) Cap chip and reroute layer for stacked microelectronic module
TWI418004B (zh) 晶片封裝結構以及晶片封裝製程
US20220256686A1 (en) Semi-Flex Component Carrier With Dielectric Material Surrounding an Embedded Component and Having Locally Reduced Young Modulus
KR101563163B1 (ko) 내장형 기판 및 그 제조방법
US20230245971A1 (en) Module Comprising a Semiconductor-based Component and Method of Manufacturing the Same

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20200424

Address after: Singapore City

Patentee after: Marvell Asia Pte. Ltd.

Address before: Ford street, Grand Cayman, Cayman Islands

Patentee before: Kaiwei international Co.

Effective date of registration: 20200424

Address after: Ford street, Grand Cayman, Cayman Islands

Patentee after: Kaiwei international Co.

Address before: Hamilton, Bermuda

Patentee before: Marvell International Ltd.

Effective date of registration: 20200424

Address after: Hamilton, Bermuda

Patentee after: Marvell International Ltd.

Address before: Babado J San Mega Le

Patentee before: MARVELL WORLD TRADE Ltd.

TR01 Transfer of patent right