CN1019238B - 一种用于双端口存贮装置模式转换的方法 - Google Patents
一种用于双端口存贮装置模式转换的方法Info
- Publication number
- CN1019238B CN1019238B CN90104906A CN90104906A CN1019238B CN 1019238 B CN1019238 B CN 1019238B CN 90104906 A CN90104906 A CN 90104906A CN 90104906 A CN90104906 A CN 90104906A CN 1019238 B CN1019238 B CN 1019238B
- Authority
- CN
- China
- Prior art keywords
- port
- mode
- transmission
- sam
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 title claims abstract description 17
- 238000006243 chemical reaction Methods 0.000 title claims abstract description 5
- 238000012360 testing method Methods 0.000 claims abstract description 17
- 230000005540 biological transmission Effects 0.000 claims description 112
- 229910000679 solder Inorganic materials 0.000 claims description 3
- 238000004519 manufacturing process Methods 0.000 abstract description 4
- 230000008569 process Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- GOLXNESZZPUPJE-UHFFFAOYSA-N spiromesifen Chemical compound CC1=CC(C)=CC(C)=C1C(C(O1)=O)=C(OC(=O)CC(C)(C)C)C11CCCC1 GOLXNESZZPUPJE-UHFFFAOYSA-N 0.000 description 1
- 230000004304 visual acuity Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
- G11C29/30—Accessing single arrays
- G11C29/32—Serial access; Scan testing
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multimedia (AREA)
- Dram (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Transceivers (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019900006350A KR920003269B1 (ko) | 1990-05-04 | 1990-05-04 | 듀얼 포트 메모리소자의 모우드 전환방법 |
KR6350/90 | 1990-05-04 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1056361A CN1056361A (zh) | 1991-11-20 |
CN1019238B true CN1019238B (zh) | 1992-11-25 |
Family
ID=19298718
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN90104906A Expired CN1019238B (zh) | 1990-05-04 | 1990-06-25 | 一种用于双端口存贮装置模式转换的方法 |
Country Status (10)
Country | Link |
---|---|
JP (1) | JPH073747B2 (ko) |
KR (1) | KR920003269B1 (ko) |
CN (1) | CN1019238B (ko) |
DE (1) | DE4021600C2 (ko) |
FR (1) | FR2661770B1 (ko) |
GB (1) | GB2243700B (ko) |
IT (1) | IT1248855B (ko) |
NL (1) | NL194899C (ko) |
RU (1) | RU2109330C1 (ko) |
SE (1) | SE512454C2 (ko) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1067477C (zh) * | 1996-04-16 | 2001-06-20 | 联华电子股份有限公司 | 以串行编码方式进行芯片组间信号传输的装置 |
KR100773065B1 (ko) * | 2006-09-12 | 2007-11-19 | 엠텍비젼 주식회사 | 듀얼 포트 메모리 장치, 메모리 장치 및 듀얼 포트 메모리장치 동작 방법 |
KR100773063B1 (ko) * | 2006-09-12 | 2007-11-19 | 엠텍비젼 주식회사 | 듀얼 포트 메모리 장치, 메모리 장치 및 듀얼 포트 메모리장치 동작 방법 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5589980A (en) * | 1978-11-27 | 1980-07-08 | Nec Corp | Semiconductor memory unit |
US4703449A (en) * | 1983-02-28 | 1987-10-27 | Data Translation Inc. | Interrupt driven multi-buffer DMA circuit for enabling continuous sequential data transfers |
SU1298754A1 (ru) * | 1985-03-12 | 1987-03-23 | Войсковая часть 03080 | Устройство управлени распределением оперативной пам ти |
SU1348860A1 (ru) * | 1986-06-25 | 1987-10-30 | Харьковский Институт Радиоэлектроники Им.Акад.М.К.Янгеля | Устройство дл управлени пам тью видеоинформации |
JPH073757B2 (ja) * | 1987-02-25 | 1995-01-18 | 三菱電機株式会社 | 半導体記憶装置 |
US4817058A (en) * | 1987-05-21 | 1989-03-28 | Texas Instruments Incorporated | Multiple input/output read/write memory having a multiple-cycle write mask |
JPH0760594B2 (ja) * | 1987-06-25 | 1995-06-28 | 富士通株式会社 | 半導体記憶装置 |
JP2793184B2 (ja) * | 1987-07-27 | 1998-09-03 | 日本電気アイシーマイコンシステム株式会社 | 半導体記憶装置 |
-
1990
- 1990-05-04 KR KR1019900006350A patent/KR920003269B1/ko not_active IP Right Cessation
- 1990-06-15 IT IT02065090A patent/IT1248855B/it active IP Right Grant
- 1990-06-15 SE SE9002149A patent/SE512454C2/sv unknown
- 1990-06-22 RU SU4830360A patent/RU2109330C1/ru not_active IP Right Cessation
- 1990-06-25 GB GB9014079A patent/GB2243700B/en not_active Expired - Fee Related
- 1990-06-25 CN CN90104906A patent/CN1019238B/zh not_active Expired
- 1990-07-06 DE DE4021600A patent/DE4021600C2/de not_active Expired - Fee Related
- 1990-07-16 NL NL9001613A patent/NL194899C/nl not_active IP Right Cessation
- 1990-07-20 FR FR9009334A patent/FR2661770B1/fr not_active Expired - Fee Related
- 1990-07-23 JP JP2194692A patent/JPH073747B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
GB2243700A (en) | 1991-11-06 |
SE512454C2 (sv) | 2000-03-20 |
KR910020557A (ko) | 1991-12-20 |
JPH0414695A (ja) | 1992-01-20 |
NL9001613A (nl) | 1991-12-02 |
FR2661770A1 (fr) | 1991-11-08 |
DE4021600A1 (de) | 1991-11-07 |
CN1056361A (zh) | 1991-11-20 |
SE9002149D0 (sv) | 1990-06-15 |
FR2661770B1 (fr) | 1994-01-28 |
JPH073747B2 (ja) | 1995-01-18 |
KR920003269B1 (ko) | 1992-04-27 |
GB9014079D0 (en) | 1990-08-15 |
IT9020650A1 (it) | 1991-12-15 |
GB2243700B (en) | 1994-02-02 |
IT1248855B (it) | 1995-01-30 |
NL194899C (nl) | 2003-06-04 |
NL194899B (nl) | 2003-02-03 |
SE9002149L (sv) | 1991-11-05 |
IT9020650A0 (it) | 1990-06-15 |
DE4021600C2 (de) | 1994-04-07 |
RU2109330C1 (ru) | 1998-04-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5394541A (en) | Programmable memory timing method and apparatus for programmably generating generic and then type specific memory timing signals | |
US5940875A (en) | Address pattern generator for burst address access of an SDRAM | |
CN1280734C (zh) | 用于分段存取控制的控制装置和方法和具有该控制装置的视频存储器装置 | |
JPH05274864A (ja) | 画像専用半導体記憶装置 | |
CN1019238B (zh) | 一种用于双端口存贮装置模式转换的方法 | |
US8488400B2 (en) | Multi-port memory device | |
CN1119815C (zh) | 单片时钟同步式存储器 | |
JP2615050B2 (ja) | 半導体メモリ | |
JPS626482A (ja) | 半導体記憶装置 | |
CN1052094C (zh) | 串行存取的存贮器装置 | |
KR970073094A (ko) | 디지탈 영상신호 처리용 메모리 시스템 | |
JP2545719Y2 (ja) | メモリ試験データ選択回路 | |
JP2710926B2 (ja) | 半導体メモリ | |
KR19980019814A (ko) | 가변 버스트 길이를 갖는 버스트형 메모리 | |
JPH09190376A (ja) | メモリ制御装置 | |
KR100262680B1 (ko) | 시스템 신호를 한 어드레스 구성으로부터 다른 어드레스 구성으로 변환하기 위한 기술 | |
JPH04274082A (ja) | 半導体記憶装置 | |
SU1709385A1 (ru) | Устройство дл формировани видеосигнала | |
KR920009435B1 (ko) | 듀얼 포트 메모리 소자의 데이타 전송방법 | |
KR19980028922A (ko) | 반도체 메모리 장치 | |
JPH04243086A (ja) | 記憶装置 | |
JPS6236689A (ja) | 表示装置 | |
JPH01207848A (ja) | 記憶装置 | |
JPH02226374A (ja) | 2値画像データ処理回路 | |
JPH03132999A (ja) | レジスタ回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
C13 | Decision | ||
GR02 | Examined patent application | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C15 | Extension of patent right duration from 15 to 20 years for appl. with date before 31.12.1992 and still valid on 11.12.2001 (patent law change 1993) | ||
OR01 | Other related matters | ||
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 19930901 |