CN101884107B - 异质结构倒t场效晶体管 - Google Patents
异质结构倒t场效晶体管 Download PDFInfo
- Publication number
- CN101884107B CN101884107B CN2008801156452A CN200880115645A CN101884107B CN 101884107 B CN101884107 B CN 101884107B CN 2008801156452 A CN2008801156452 A CN 2008801156452A CN 200880115645 A CN200880115645 A CN 200880115645A CN 101884107 B CN101884107 B CN 101884107B
- Authority
- CN
- China
- Prior art keywords
- layer
- semiconductor material
- mobility
- forming
- feature
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/62—Fin field-effect transistors [FinFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/024—Manufacture or treatment of FETs having insulated gates [IGFET] of fin field-effect transistors [FinFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/62—Fin field-effect transistors [FinFET]
- H10D30/6212—Fin field-effect transistors [FinFET] having fin-shaped semiconductor bodies having non-rectangular cross-sections
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/674—Thin-film transistors [TFT] characterised by the active materials
- H10D30/6741—Group IV materials, e.g. germanium or silicon carbide
- H10D30/6748—Group IV materials, e.g. germanium or silicon carbide having a multilayer structure or superlattice structure
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0158—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including FinFETs
Landscapes
- Thin Film Transistor (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/948,235 US8288756B2 (en) | 2007-11-30 | 2007-11-30 | Hetero-structured, inverted-T field effect transistor |
| US11/948,235 | 2007-11-30 | ||
| PCT/US2008/013041 WO2009070252A1 (en) | 2007-11-30 | 2008-11-21 | A hetero-structured, inverted-t field effect transistor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101884107A CN101884107A (zh) | 2010-11-10 |
| CN101884107B true CN101884107B (zh) | 2013-02-13 |
Family
ID=40260725
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2008801156452A Active CN101884107B (zh) | 2007-11-30 | 2008-11-21 | 异质结构倒t场效晶体管 |
Country Status (7)
| Country | Link |
|---|---|
| US (2) | US8288756B2 (enExample) |
| EP (1) | EP2220686A1 (enExample) |
| JP (1) | JP5498394B2 (enExample) |
| KR (1) | KR101392436B1 (enExample) |
| CN (1) | CN101884107B (enExample) |
| TW (1) | TWI450339B (enExample) |
| WO (1) | WO2009070252A1 (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5285947B2 (ja) * | 2008-04-11 | 2013-09-11 | 株式会社東芝 | 半導体装置、およびその製造方法 |
| US8101486B2 (en) * | 2009-10-07 | 2012-01-24 | Globalfoundries Inc. | Methods for forming isolated fin structures on bulk semiconductor material |
| US8815677B2 (en) * | 2011-06-14 | 2014-08-26 | Intermolecular, Inc. | Method of processing MIM capacitors to reduce leakage current |
| CN102956686A (zh) * | 2011-08-18 | 2013-03-06 | 中国科学院微电子研究所 | 一种硅基锗纳米结构衬底及其制备方法 |
| FR2982421A1 (fr) * | 2011-11-09 | 2013-05-10 | Soitec Silicon On Insulator | Finfet a trois grilles sur seoi avec modulation de tension de seuil |
| US9583398B2 (en) | 2012-06-29 | 2017-02-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit having FinFETS with different fin profiles |
| US9142400B1 (en) | 2012-07-17 | 2015-09-22 | Stc.Unm | Method of making a heteroepitaxial layer on a seed area |
| CN103871885B (zh) * | 2012-12-18 | 2016-08-10 | 中芯国际集成电路制造(上海)有限公司 | 鳍式场效应晶体管的制作方法 |
| CN104103506B (zh) * | 2013-04-11 | 2018-02-13 | 中国科学院微电子研究所 | 半导体器件制造方法 |
| US20170309623A1 (en) * | 2016-04-21 | 2017-10-26 | Globalfoundries Inc. | Method, apparatus, and system for increasing drive current of finfet device |
| CN111383917B (zh) * | 2018-12-29 | 2023-02-21 | 中芯国际集成电路制造(上海)有限公司 | 半导体结构及其形成方法 |
| CN118213404B (zh) * | 2024-03-06 | 2025-10-03 | 西安电子科技大学广州研究院 | 一种增强型p沟道氮化镓场效应晶体管及其制备方法 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6855583B1 (en) * | 2003-08-05 | 2005-02-15 | Advanced Micro Devices, Inc. | Method for forming tri-gate FinFET with mesa isolation |
| FR2861501A1 (fr) * | 2003-10-22 | 2005-04-29 | Commissariat Energie Atomique | Dispositif microelectronique a effet de champ apte a former un ou plusiseurs canaux de transistors |
Family Cites Families (36)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60210831A (ja) * | 1984-04-04 | 1985-10-23 | Agency Of Ind Science & Technol | 化合物半導体結晶基板の製造方法 |
| JPH073814B2 (ja) * | 1984-10-16 | 1995-01-18 | 松下電器産業株式会社 | 半導体基板の製造方法 |
| DE68926256T2 (de) * | 1988-01-07 | 1996-09-19 | Fujitsu Ltd | Komplementäre Halbleiteranordnung |
| US5466949A (en) * | 1994-08-04 | 1995-11-14 | Texas Instruments Incorporated | Silicon oxide germanium resonant tunneling |
| US6362071B1 (en) * | 2000-04-05 | 2002-03-26 | Motorola, Inc. | Method for forming a semiconductor device with an opening in a dielectric layer |
| US6475890B1 (en) * | 2001-02-12 | 2002-11-05 | Advanced Micro Devices, Inc. | Fabrication of a field effect transistor with an upside down T-shaped semiconductor pillar in SOI technology |
| US6600170B1 (en) * | 2001-12-17 | 2003-07-29 | Advanced Micro Devices, Inc. | CMOS with strained silicon channel NMOS and silicon germanium channel PMOS |
| US6605514B1 (en) * | 2002-07-31 | 2003-08-12 | Advanced Micro Devices, Inc. | Planar finFET patterning using amorphous carbon |
| US6800910B2 (en) | 2002-09-30 | 2004-10-05 | Advanced Micro Devices, Inc. | FinFET device incorporating strained silicon in the channel region |
| US6872647B1 (en) * | 2003-05-06 | 2005-03-29 | Advanced Micro Devices, Inc. | Method for forming multiple fins in a semiconductor device |
| WO2004107452A1 (ja) * | 2003-05-30 | 2004-12-09 | Matsushita Electric Industrial Co., Ltd. | 半導体装置およびその製造方法 |
| US7045401B2 (en) * | 2003-06-23 | 2006-05-16 | Sharp Laboratories Of America, Inc. | Strained silicon finFET device |
| KR100487566B1 (ko) | 2003-07-23 | 2005-05-03 | 삼성전자주식회사 | 핀 전계 효과 트랜지스터 및 그 형성 방법 |
| JP2005051241A (ja) * | 2003-07-25 | 2005-02-24 | Interuniv Micro Electronica Centrum Vzw | 多層ゲート半導体デバイス及びその製造方法 |
| EP1519420A2 (en) | 2003-09-25 | 2005-03-30 | Interuniversitaire Microelectronica Centrum vzw ( IMEC) | Multiple gate semiconductor device and method for forming same |
| US20050116290A1 (en) * | 2003-12-02 | 2005-06-02 | De Souza Joel P. | Planar substrate with selected semiconductor crystal orientations formed by localized amorphization and recrystallization of stacked template layers |
| US7041576B2 (en) * | 2004-05-28 | 2006-05-09 | Freescale Semiconductor, Inc. | Separately strained N-channel and P-channel transistors |
| DE102005045078B4 (de) * | 2004-09-25 | 2009-01-22 | Samsung Electronics Co., Ltd., Suwon | Feldeffekttransistor mit einer verspannten Kanalschicht an Seitenwänden einer Struktur an einem Halbleitersubstrat |
| KR100674914B1 (ko) | 2004-09-25 | 2007-01-26 | 삼성전자주식회사 | 변형된 채널층을 갖는 모스 트랜지스터 및 그 제조방법 |
| US7393733B2 (en) * | 2004-12-01 | 2008-07-01 | Amberwave Systems Corporation | Methods of forming hybrid fin field-effect transistor structures |
| EP1844498B1 (en) * | 2005-01-28 | 2012-03-14 | Nxp B.V. | Method of fabricating a dual-gate fet |
| US7470951B2 (en) * | 2005-01-31 | 2008-12-30 | Freescale Semiconductor, Inc. | Hybrid-FET and its application as SRAM |
| US20060214233A1 (en) * | 2005-03-22 | 2006-09-28 | Ananthanarayanan Hari P | FinFET semiconductor device |
| JP5063594B2 (ja) * | 2005-05-17 | 2012-10-31 | 台湾積體電路製造股▲ふん▼有限公司 | 転位欠陥密度の低い格子不整合半導体構造およびこれに関連するデバイス製造方法 |
| US7344962B2 (en) * | 2005-06-21 | 2008-03-18 | International Business Machines Corporation | Method of manufacturing dual orientation wafers |
| US7323389B2 (en) * | 2005-07-27 | 2008-01-29 | Freescale Semiconductor, Inc. | Method of forming a FINFET structure |
| US7265059B2 (en) * | 2005-09-30 | 2007-09-04 | Freescale Semiconductor, Inc. | Multiple fin formation |
| US7396711B2 (en) * | 2005-12-27 | 2008-07-08 | Intel Corporation | Method of fabricating a multi-cornered film |
| US7709303B2 (en) * | 2006-01-10 | 2010-05-04 | Freescale Semiconductor, Inc. | Process for forming an electronic device including a fin-type structure |
| FR2896620B1 (fr) * | 2006-01-23 | 2008-05-30 | Commissariat Energie Atomique | Circuit integre tridimensionnel de type c-mos et procede de fabrication |
| US7544980B2 (en) * | 2006-01-27 | 2009-06-09 | Freescale Semiconductor, Inc. | Split gate memory cell in a FinFET |
| JP2007258485A (ja) * | 2006-03-23 | 2007-10-04 | Toshiba Corp | 半導体装置及びその製造方法 |
| US20070235763A1 (en) * | 2006-03-29 | 2007-10-11 | Doyle Brian S | Substrate band gap engineered multi-gate pMOS devices |
| US7803670B2 (en) * | 2006-07-20 | 2010-09-28 | Freescale Semiconductor, Inc. | Twisted dual-substrate orientation (DSO) substrates |
| WO2008039495A1 (en) * | 2006-09-27 | 2008-04-03 | Amberwave Systems Corporation | Tri-gate field-effect transistors formed by aspect ratio trapping |
| US7692254B2 (en) * | 2007-07-16 | 2010-04-06 | International Business Machines Corporation | Fin-type field effect transistor structure with merged source/drain silicide and method of forming the structure |
-
2007
- 2007-11-30 US US11/948,235 patent/US8288756B2/en active Active
-
2008
- 2008-11-21 WO PCT/US2008/013041 patent/WO2009070252A1/en not_active Ceased
- 2008-11-21 JP JP2010535978A patent/JP5498394B2/ja active Active
- 2008-11-21 EP EP08853153A patent/EP2220686A1/en not_active Ceased
- 2008-11-21 KR KR1020107011883A patent/KR101392436B1/ko active Active
- 2008-11-21 CN CN2008801156452A patent/CN101884107B/zh active Active
- 2008-11-28 TW TW097146123A patent/TWI450339B/zh active
-
2012
- 2012-08-13 US US13/584,673 patent/US8815658B2/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6855583B1 (en) * | 2003-08-05 | 2005-02-15 | Advanced Micro Devices, Inc. | Method for forming tri-gate FinFET with mesa isolation |
| FR2861501A1 (fr) * | 2003-10-22 | 2005-04-29 | Commissariat Energie Atomique | Dispositif microelectronique a effet de champ apte a former un ou plusiseurs canaux de transistors |
Also Published As
| Publication number | Publication date |
|---|---|
| US8815658B2 (en) | 2014-08-26 |
| US20090140294A1 (en) | 2009-06-04 |
| EP2220686A1 (en) | 2010-08-25 |
| JP2011505697A (ja) | 2011-02-24 |
| KR20100098516A (ko) | 2010-09-07 |
| JP5498394B2 (ja) | 2014-05-21 |
| US20120309141A1 (en) | 2012-12-06 |
| TW200937535A (en) | 2009-09-01 |
| KR101392436B1 (ko) | 2014-05-07 |
| TWI450339B (zh) | 2014-08-21 |
| WO2009070252A1 (en) | 2009-06-04 |
| US8288756B2 (en) | 2012-10-16 |
| CN101884107A (zh) | 2010-11-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101884107B (zh) | 异质结构倒t场效晶体管 | |
| CN107887441B (zh) | 半导体器件及其制造方法及包括该器件的电子设备 | |
| US8716156B1 (en) | Methods of forming fins for a FinFET semiconductor device using a mandrel oxidation process | |
| KR101729439B1 (ko) | 매립된 절연체층을 가진 finfet 및 그 형성 방법 | |
| US8889497B2 (en) | Semiconductor devices and methods of manufacture thereof | |
| CN103187439B (zh) | 半导体结构及其形成方法、cmos及其形成方法 | |
| CN103730363B (zh) | 半导体结构及其制造方法 | |
| US9640660B2 (en) | Asymmetrical FinFET structure and method of manufacturing same | |
| US10229999B2 (en) | Methods of forming upper source/drain regions on a vertical transistor device | |
| CN103839814B (zh) | 鳍式场效应晶体管的形成方法 | |
| CN101689507A (zh) | 扩展漏极晶体管及其制造方法 | |
| US20250006822A1 (en) | Method for manufacturing gate-all-around tfet device | |
| CN113130311B (zh) | 半导体结构及其形成方法 | |
| US10411118B2 (en) | Semiconductor structures and fabrication methods thereof | |
| TWI819254B (zh) | 半導體元件及其製造方法及類比數位轉換器 | |
| CN107946354A (zh) | 一种抗总剂量辐射的SOI FinFET器件及其制备方法 | |
| CN104425606B (zh) | 隧穿场效应晶体管及其形成方法 | |
| CN116741838A (zh) | 一种晶体管及其制造方法 | |
| CN1531103A (zh) | 双栅极场效应晶体管及其制造方法 | |
| TWI694500B (zh) | 形成西格瑪形狀源極/汲極晶格的方法、器件及系統 | |
| CN103247624B (zh) | 一种半导体结构及其制造方法 | |
| CN118073413A (zh) | 一种环栅晶体管、其制备方法及电子设备 | |
| CN116261321A (zh) | 半导体结构及其形成方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |