CN101432858B - 用于浮置栅极存储单元的编程和擦除结构以及制造方法 - Google Patents

用于浮置栅极存储单元的编程和擦除结构以及制造方法 Download PDF

Info

Publication number
CN101432858B
CN101432858B CN200580031541XA CN200580031541A CN101432858B CN 101432858 B CN101432858 B CN 101432858B CN 200580031541X A CN200580031541X A CN 200580031541XA CN 200580031541 A CN200580031541 A CN 200580031541A CN 101432858 B CN101432858 B CN 101432858B
Authority
CN
China
Prior art keywords
layer
floating gate
gate layer
floating
etching stopping
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN200580031541XA
Other languages
English (en)
Chinese (zh)
Other versions
CN101432858A (zh
Inventor
高里尚卡尔·L·真达洛雷
克雷格·T·斯维夫特
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of CN101432858A publication Critical patent/CN101432858A/zh
Application granted granted Critical
Publication of CN101432858B publication Critical patent/CN101432858B/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/10Programming or data input circuits
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B69/00Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/68Floating-gate IGFETs
    • H10D30/6891Floating-gate IGFETs characterised by the shapes, relative sizes or dispositions of the floating gate electrode
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/01Manufacture or treatment
    • H10D64/031Manufacture or treatment of data-storage electrodes
    • H10D64/035Manufacture or treatment of data-storage electrodes comprising conductor-insulator-conductor-insulator-semiconductor structures

Landscapes

  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
CN200580031541XA 2004-09-17 2005-08-15 用于浮置栅极存储单元的编程和擦除结构以及制造方法 Expired - Fee Related CN101432858B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/944,244 US7183161B2 (en) 2004-09-17 2004-09-17 Programming and erasing structure for a floating gate memory cell and method of making
US10/944,244 2004-09-17
PCT/US2005/028828 WO2006036334A2 (en) 2004-09-17 2005-08-15 Programming and erasing structure for a floating gate memory cell and method of making

Publications (2)

Publication Number Publication Date
CN101432858A CN101432858A (zh) 2009-05-13
CN101432858B true CN101432858B (zh) 2012-06-27

Family

ID=36074588

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200580031541XA Expired - Fee Related CN101432858B (zh) 2004-09-17 2005-08-15 用于浮置栅极存储单元的编程和擦除结构以及制造方法

Country Status (7)

Country Link
US (2) US7183161B2 (https=)
EP (1) EP1792336A2 (https=)
JP (1) JP5103182B2 (https=)
KR (1) KR20070048247A (https=)
CN (1) CN101432858B (https=)
TW (1) TWI412085B (https=)
WO (1) WO2006036334A2 (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4377676B2 (ja) * 2003-12-24 2009-12-02 株式会社東芝 半導体装置およびその製造方法
US7615445B2 (en) * 2006-09-21 2009-11-10 Sandisk Corporation Methods of reducing coupling between floating gates in nonvolatile memory
US8076229B2 (en) * 2008-05-30 2011-12-13 Micron Technology, Inc. Methods of forming data cells and connections to data cells
WO2010086067A1 (en) * 2009-01-29 2010-08-05 International Business Machines Corporation Memory transistor with a non-planar floating gate and manufacturing method thereof
US8415217B2 (en) * 2011-03-31 2013-04-09 Freescale Semiconductor, Inc. Patterning a gate stack of a non-volatile memory (NVM) with formation of a capacitor

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6495467B2 (en) * 2001-02-19 2002-12-17 Samsung Electronics Co., Ltd. Method of fabricating a non-volatile memory device
US6713834B2 (en) * 2000-10-30 2004-03-30 Kabushiki Kaisha Toshiba Semiconductor device having two-layered charge storage electrode

Family Cites Families (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4288256A (en) * 1977-12-23 1981-09-08 International Business Machines Corporation Method of making FET containing stacked gates
JPH0232539A (ja) * 1988-07-22 1990-02-02 Hitachi Ltd 半導体装置の製造方法及びエッチング方法
JP2908163B2 (ja) * 1993-02-25 1999-06-21 株式会社東芝 半導体装置の製造方法
US5413949A (en) * 1994-04-26 1995-05-09 United Microelectronics Corporation Method of making self-aligned MOSFET
JP2590746B2 (ja) * 1994-07-29 1997-03-12 日本電気株式会社 半導体装置の製造方法
KR0161399B1 (ko) * 1995-03-13 1998-12-01 김광호 불휘발성 메모리장치 및 그 제조방법
JPH09148460A (ja) * 1995-11-28 1997-06-06 Sony Corp 不揮発性半導体記憶装置及びその製造方法
KR0179163B1 (ko) * 1995-12-26 1999-03-20 문정환 비휘발성 메모리 셀 및 그 제조방법
KR100192551B1 (ko) * 1996-05-16 1999-06-15 구본준 반도체 메모리 소자 및 그의 제조방법
US6495487B1 (en) * 1996-12-09 2002-12-17 Uop Llc Selective bifunctional multimetallic reforming catalyst
JP3598197B2 (ja) * 1997-03-19 2004-12-08 株式会社ルネサステクノロジ 半導体装置
US6342715B1 (en) * 1997-06-27 2002-01-29 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory device
US6243289B1 (en) * 1998-04-08 2001-06-05 Micron Technology Inc. Dual floating gate programmable read only memory cell structure and method for its fabrication and operation
KR100318683B1 (ko) * 1998-12-17 2001-12-28 윤종용 산화막/질화막/산화막 유전층의 형성방법
TW490860B (en) * 1998-12-24 2002-06-11 United Microelectronics Corp Manufacturing of flash memory cell
JP2000311956A (ja) * 1999-04-27 2000-11-07 Toshiba Corp 不揮発性半導体記憶装置とその製造方法
US6323514B1 (en) * 1999-07-06 2001-11-27 Micron Technology, Inc. Container structure for floating gate memory device and method for forming same
JP4443008B2 (ja) * 2000-06-30 2010-03-31 富士通株式会社 半導体装置及びその製造方法
JP2002176114A (ja) * 2000-09-26 2002-06-21 Toshiba Corp 半導体装置及びその製造方法
TW463248B (en) * 2000-09-26 2001-11-11 Macronix Int Co Ltd Method for forming gates
US6627942B2 (en) 2001-03-29 2003-09-30 Silicon Storage Technology, Inc Self-aligned floating gate poly for a flash E2PROM cell
US6791142B2 (en) 2001-04-30 2004-09-14 Vanguard International Semiconductor Co. Stacked-gate flash memory and the method of making the same
US6391722B1 (en) 2001-07-13 2002-05-21 Vanguard International Semiconductor Corporation Method of making nonvolatile memory having high capacitive coupling ratio
US6537880B1 (en) 2001-09-13 2003-03-25 Vanguard International Semiconductor Corporation Method of fabricating a high density NAND stacked gate flash memory device having narrow pitch isolation and large capacitance between control and floating gates
DE10146215A1 (de) * 2001-09-19 2003-04-10 Infineon Technologies Ag Verfahren zum Herstellen einer Halbleiterspeicherelement-Anordnung, Verfahren zum Betreiben einer Halbleiterspeicherelement-Anordnung und Halbleiterspeicherelement-Anordnung
KR100426485B1 (ko) * 2001-12-22 2004-04-14 주식회사 하이닉스반도체 플래쉬 메모리 셀의 제조 방법
US6780712B2 (en) 2002-10-30 2004-08-24 Taiwan Semiconductor Manufacturing Company Method for fabricating a flash memory device having finger-like floating gates structure
US6716705B1 (en) 2002-06-03 2004-04-06 Lattice Semiconductor Corporation EEPROM device having a retrograde program junction region and process for fabricating the device
EP1376676A3 (en) 2002-06-24 2008-08-20 Interuniversitair Microelektronica Centrum Vzw Multibit non-volatile memory device and method
US6908817B2 (en) * 2002-10-09 2005-06-21 Sandisk Corporation Flash memory array with increased coupling between floating and control gates
KR100454135B1 (ko) * 2002-10-10 2004-10-26 삼성전자주식회사 비휘발성 기억소자의 형성방법
KR100482765B1 (ko) * 2002-12-12 2005-04-14 주식회사 하이닉스반도체 플래쉬 메모리 소자의 플로팅 게이트 형성 방법
US6897116B2 (en) * 2003-09-12 2005-05-24 United Microelectronics Corp. Method and structure to improve the gate coupling ratio (GCR) for manufacturing a flash memory device
US6943118B2 (en) * 2003-09-18 2005-09-13 Macronix International Co., Ltd. Method of fabricating flash memory
US7557042B2 (en) 2004-06-28 2009-07-07 Freescale Semiconductor, Inc. Method for making a semiconductor device with reduced spacing

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6713834B2 (en) * 2000-10-30 2004-03-30 Kabushiki Kaisha Toshiba Semiconductor device having two-layered charge storage electrode
US6495467B2 (en) * 2001-02-19 2002-12-17 Samsung Electronics Co., Ltd. Method of fabricating a non-volatile memory device

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
JP特开平8-139211A 1996.05.31

Also Published As

Publication number Publication date
WO2006036334A3 (en) 2009-04-02
JP5103182B2 (ja) 2012-12-19
US7745870B2 (en) 2010-06-29
TW200623275A (en) 2006-07-01
US7183161B2 (en) 2007-02-27
TWI412085B (zh) 2013-10-11
WO2006036334A2 (en) 2006-04-06
EP1792336A2 (en) 2007-06-06
CN101432858A (zh) 2009-05-13
JP2008513999A (ja) 2008-05-01
KR20070048247A (ko) 2007-05-08
US20070117319A1 (en) 2007-05-24
US20060063328A1 (en) 2006-03-23

Similar Documents

Publication Publication Date Title
JP6656412B2 (ja) スプリットゲート、ツインビット不揮発性メモリセル
CN1971917B (zh) 具有浮置栅极的非易失性存储器件以及形成其的相关方法
CN101369584A (zh) 非易失性存储装置及其制造方法
CN108878433A (zh) 一种半导体器件及其制造方法
US12400867B2 (en) Integrated circuit device
EP4222743A1 (en) Split-gate, 2-bit non-volatile memory cell with erase gate disposed over word line gate, and method of making same
KR100885891B1 (ko) 비휘발성 메모리 소자 및 이의 제조 방법
EP1179839A2 (en) Process for manufacturing a non-volatile memory cell
US7745870B2 (en) Programming and erasing structure for a floating gate memory cell and method of making
CN115039224B (zh) 利用薄型隧道氧化物形成分裂栅极存储器单元的方法
US20050176200A1 (en) [method of fabricating a flash memory]
CN100477169C (zh) 与非闪存装置的制造方法
US8575676B2 (en) Semiconductor storage device and method for manufacturing the same
US7242054B2 (en) Nonvolatile memory devices
CN101022112A (zh) 非易失性存储器及其制造方法
CN101388363B (zh) 非挥发性存储器及其制作方法
US9147577B2 (en) Floating gate flash cell device and method for partially etching silicon gate to form the same
CN117998852A (zh) 超级闪存及其制造方法
US7094645B2 (en) Programming and erasing structure for a floating gate memory cell and method of making
CN102386142A (zh) 以非nvm区内的同时蚀刻来图形化非易失性存储器的栅极叠层
KR20050114153A (ko) 부유게이트를 갖는 플래시메모리 셀 및 그 제조방법
KR20040100688A (ko) 비휘발성 메모리 셀 및 그 제조방법
TW200411838A (en) Manufacturing method of flash memory

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CP01 Change in the name or title of a patent holder

Address after: Texas in the United States

Patentee after: NXP America Co Ltd

Address before: Texas in the United States

Patentee before: Fisical Semiconductor Inc.

CP01 Change in the name or title of a patent holder
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20120627

Termination date: 20190815

CF01 Termination of patent right due to non-payment of annual fee