CN101411068B - Pll装置 - Google Patents

Pll装置 Download PDF

Info

Publication number
CN101411068B
CN101411068B CN2007800109642A CN200780010964A CN101411068B CN 101411068 B CN101411068 B CN 101411068B CN 2007800109642 A CN2007800109642 A CN 2007800109642A CN 200780010964 A CN200780010964 A CN 200780010964A CN 101411068 B CN101411068 B CN 101411068B
Authority
CN
China
Prior art keywords
unit
phase difference
signal
data
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2007800109642A
Other languages
English (en)
Chinese (zh)
Other versions
CN101411068A (zh
Inventor
大西直树
岩松俊一
盐原毅
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nihon Dempa Kogyo Co Ltd
Original Assignee
Nihon Dempa Kogyo Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nihon Dempa Kogyo Co Ltd filed Critical Nihon Dempa Kogyo Co Ltd
Publication of CN101411068A publication Critical patent/CN101411068A/zh
Application granted granted Critical
Publication of CN101411068B publication Critical patent/CN101411068B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/14—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail
    • H03L7/146—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail by using digital means for generating the oscillator control signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/185—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using a mixer in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
    • H03L2207/12—Indirect frequency synthesis using a mixer in the phase-locked loop

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
CN2007800109642A 2006-03-31 2007-03-30 Pll装置 Active CN101411068B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2006100614A JP4356946B2 (ja) 2006-03-31 2006-03-31 Ｐｌｌ装置
JP100614/2006 2006-03-31
PCT/JP2007/057693 WO2007114501A1 (ja) 2006-03-31 2007-03-30 Ｐｌｌ装置

Publications (2)

Publication Number Publication Date
CN101411068A CN101411068A (zh) 2009-04-15
CN101411068B true CN101411068B (zh) 2011-08-24

Family

ID=38563759

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2007800109642A Active CN101411068B (zh) 2006-03-31 2007-03-30 Pll装置

Country Status (6)

Country Link
US (1) US7755436B2 (enExample)
EP (1) EP2003780B1 (enExample)
JP (1) JP4356946B2 (enExample)
KR (1) KR101024796B1 (enExample)
CN (1) CN101411068B (enExample)
WO (1) WO2007114501A1 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4356947B2 (ja) * 2006-03-31 2009-11-04 日本電波工業株式会社 Ｐｌｌ装置
US8386829B2 (en) 2009-06-17 2013-02-26 Macronix International Co., Ltd. Automatic internal trimming calibration method to compensate process variation
JP5458719B2 (ja) 2009-07-24 2014-04-02 日本電気株式会社 クロック同期システムと通信装置と方法とプログラム
TWI404341B (zh) * 2009-12-31 2013-08-01 Realtek Semiconductor Corp 記憶控制電壓並鎖定頻率訊號之電路、鎖相迴路裝置與其控制方法
US8330509B2 (en) * 2010-04-12 2012-12-11 Intel Mobile Communications GmbH Suppression of low-frequency noise from phase detector in phase control loop
KR20150081848A (ko) 2014-01-07 2015-07-15 삼성디스플레이 주식회사 표시 패널의 구동 전압 발생 방법 및 이를 수행하는 표시 장치
US9602113B2 (en) * 2014-08-27 2017-03-21 Qualcomm Incorporated Fast frequency throttling and re-locking technique for phase-locked loops
CN109088633B (zh) * 2018-09-20 2021-12-03 郑州云海信息技术有限公司 一种脉冲产生器、脉冲产生方法及电子设备
CN109584773B (zh) * 2018-12-24 2022-04-01 惠科股份有限公司 时序控制方法、时序控制芯片和显示装置
CN110932719B (zh) * 2019-11-29 2021-11-23 深圳市皓文电子有限公司 开关电源的时钟信号切换方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2112236A (en) * 1981-11-03 1983-07-13 Telecommunications Sa Digital device for clock signal synchronization
JPH10173642A (ja) 1996-12-11 1998-06-26 Hitachi Denshi Ltd クロック同期回路
JP2005109551A (ja) * 2003-09-26 2005-04-21 Matsushita Electric Ind Co Ltd Ｐｌｌ回路
CN1711694A (zh) * 2002-11-21 2005-12-21 索尼爱立信移动通讯股份有限公司 振荡器频率控制

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3432313A1 (de) 1984-09-03 1986-03-13 Philips Patentverwaltung Gmbh, 2000 Hamburg Schaltungsanordnung zum synchronisieren eines signals
US6304620B1 (en) * 1998-03-20 2001-10-16 Philips Electronics North America Corproation Sign-cross product automatic frequency control loop
US6282500B1 (en) 1998-09-09 2001-08-28 Qualcomm Inc. Accumulated phase measurement using open-loop phase estimation
JP3542978B2 (ja) 2001-05-29 2004-07-14 埼玉日本電気株式会社 周波数同期装置および周波数同期制御方法
JP4168329B2 (ja) 2003-01-29 2008-10-22 ソニー株式会社 位相波形ゲイン制御装置
JP4356947B2 (ja) * 2006-03-31 2009-11-04 日本電波工業株式会社 Ｐｌｌ装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2112236A (en) * 1981-11-03 1983-07-13 Telecommunications Sa Digital device for clock signal synchronization
JPH10173642A (ja) 1996-12-11 1998-06-26 Hitachi Denshi Ltd クロック同期回路
CN1711694A (zh) * 2002-11-21 2005-12-21 索尼爱立信移动通讯股份有限公司 振荡器频率控制
JP2005109551A (ja) * 2003-09-26 2005-04-21 Matsushita Electric Ind Co Ltd Ｐｌｌ回路

Also Published As

Publication number Publication date
KR101024796B1 (ko) 2011-03-24
JP2007274612A (ja) 2007-10-18
CN101411068A (zh) 2009-04-15
EP2003780B1 (en) 2012-10-17
KR20080099867A (ko) 2008-11-13
US20090146742A1 (en) 2009-06-11
US7755436B2 (en) 2010-07-13
JP4356946B2 (ja) 2009-11-04
WO2007114501A1 (ja) 2007-10-11
EP2003780A4 (en) 2010-09-22
EP2003780A1 (en) 2008-12-17

Similar Documents

Publication Publication Date Title
CN101411068B (zh) Pll装置
US7970092B2 (en) Phase comparator and regulation circuit
US7671634B2 (en) Redundant clock switch circuit
US8258830B2 (en) Methods for calibrating gated oscillator and oscillator circuit utilizing the same
JP2008219866A (ja) 半導体メモリ装置及びその駆動方法
US9548747B2 (en) Glitch-free digitally controlled oscillator code update
CN103152033A (zh) 时钟产生装置及其方法以及数据传送方法
CN101416392B (zh) Pll装置
US9673833B1 (en) Aligning asynchronous signals by time shifting information
JP2000269949A (ja) 位相同期制御装置
JP5270524B2 (ja) クロック位相同期回路
JP2000040958A (ja) 基準周波数・タイミング発生装置
JP2014033413A (ja) 半導体装置及び周波数誤差算出プログラム
US20250309901A1 (en) Circuit and method for generating a clock signal
JP2007288981A (ja) 電力変換装置の位相同期制御方法及び位相同期制御装置
US8466717B2 (en) Frequency synthesizer
JP3587201B2 (ja) クロック再生装置
JP2013131953A (ja) クロック回路
JP2004274293A (ja) クロック信号生成装置及びクロック信号生成方法
JP2002368606A (ja) デジタル位相同期ループ回路における量子化方法
CN105991130A (zh) 具有时序自我检测的四相位时脉产生器

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant