CN101188198A - 有机强电介质膜的形成法、存储元件的制法、存储装置 - Google Patents

有机强电介质膜的形成法、存储元件的制法、存储装置 Download PDF

Info

Publication number
CN101188198A
CN101188198A CNA2007101681560A CN200710168156A CN101188198A CN 101188198 A CN101188198 A CN 101188198A CN A2007101681560 A CNA2007101681560 A CN A2007101681560A CN 200710168156 A CN200710168156 A CN 200710168156A CN 101188198 A CN101188198 A CN 101188198A
Authority
CN
China
Prior art keywords
mentioned
film
organic ferroelectric
crystallinity
ferroelectric film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA2007101681560A
Other languages
English (en)
Chinese (zh)
Inventor
泷口宏志
柄泽润一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Publication of CN101188198A publication Critical patent/CN101188198A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0415—Manufacture or treatment of FETs having insulated gates [IGFET] of FETs having ferroelectric gate insulators
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/661—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation
    • H10D64/662—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation the conductor further comprising additional layers, e.g. multiple silicon layers having different crystal structures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
    • H10D64/689—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having ferroelectric layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H10P95/90—Thermal treatments, e.g. annealing or sintering

Landscapes

  • Semiconductor Memories (AREA)
  • Insulating Bodies (AREA)
  • Manufacture Of Macromolecular Shaped Articles (AREA)
  • Formation Of Insulating Films (AREA)
  • Non-Volatile Memory (AREA)
CNA2007101681560A 2006-11-13 2007-11-13 有机强电介质膜的形成法、存储元件的制法、存储装置 Pending CN101188198A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2006307153 2006-11-13
JP2006307153 2006-11-13
JP2007290164 2007-11-07

Publications (1)

Publication Number Publication Date
CN101188198A true CN101188198A (zh) 2008-05-28

Family

ID=39480511

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA2007101681560A Pending CN101188198A (zh) 2006-11-13 2007-11-13 有机强电介质膜的形成法、存储元件的制法、存储装置

Country Status (3)

Country Link
JP (1) JP2008147632A (https=)
KR (1) KR20080043239A (https=)
CN (1) CN101188198A (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103999207A (zh) * 2011-11-09 2014-08-20 独立行政法人科学技术振兴机构 固体电子装置

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5957648B2 (ja) * 2009-09-14 2016-07-27 株式会社イデアルスター フッ化ビニリデンと、トリフルオロエチレン又はテトラフルオロエチレンとの共重合体とフラーレンとの混合膜及びその製造方法
JP2011159848A (ja) * 2010-02-02 2011-08-18 Toshiba Corp 固体撮像装置およびその製造方法
KR101276560B1 (ko) * 2011-03-17 2013-06-24 한국과학기술원 강유전체 폴리머 나노도트 소자 및 그 제조를 위한 디웨팅 프로세스
JP5926903B2 (ja) * 2011-08-22 2016-05-25 株式会社クレハ 所望のキュリー温度を有するポリマーの製造方法
WO2014158956A1 (en) * 2013-03-14 2014-10-02 Saudi Basic Industries Corporation Ferroelectric capacitor with improved fatigue and breakdown properties
JP6229532B2 (ja) * 2014-02-21 2017-11-15 国立研究開発法人産業技術総合研究所 有機強誘電体薄膜の製造方法
JP2016171152A (ja) * 2015-03-12 2016-09-23 ペクセル・テクノロジーズ株式会社 ペロブスカイト化合物を用いた強誘電体メモリ素子およびその製造方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103999207A (zh) * 2011-11-09 2014-08-20 独立行政法人科学技术振兴机构 固体电子装置
CN103999207B (zh) * 2011-11-09 2017-07-28 国立研究开发法人科学技术振兴机构 固体电子装置

Also Published As

Publication number Publication date
JP2008147632A (ja) 2008-06-26
KR20080043239A (ko) 2008-05-16

Similar Documents

Publication Publication Date Title
CN101188198A (zh) 有机强电介质膜的形成法、存储元件的制法、存储装置
Li et al. Solution-processable low-voltage and flexible floating-gate memories based on an n-type polymer semiconductor and high-k polymer gate dielectrics
JP2008010541A (ja) 有機半導体材料、有機半導体膜、有機薄膜トランジスタ及び有機薄膜トランジスタの製造方法
CN1898747B (zh) 利用有机双极半导体的非易失性铁电薄膜设备和所述设备的制备方法
JP4867168B2 (ja) 有機薄膜トランジスタの製造方法
Pei et al. pJ-level energy-consuming, low-voltage ferroelectric organic field-effect transistor memories
US7935961B2 (en) Multi-layered bipolar field-effect transistor and method of manufacturing the same
KR100984182B1 (ko) 비휘발성 메모리 장치 및 이의 제조 방법
Boampong et al. Solution‐processed dual gate ferroelectric–ferroelectric organic polymer field‐effect transistor for the multibit nonvolatile memory
JP2007258282A (ja) 半導体装置、半導体装置の製造方法および記憶装置
Kallitsis et al. Photopatternable high-k fluoropolymer dielectrics bearing pendent azido groups
US20100022032A1 (en) Method of forming organic ferroelectric film, method of manufacturing memory element, memory device, and electronic apparatus
US20070281372A1 (en) Memory element, method for manufacturing memory element, memory device, electronic apparatus and method for manufacturing transistor
JP2003309265A (ja) 有機薄膜トランジスタ及び有機薄膜トランジスタの製造方法
JP4736318B2 (ja) 積層体の製造方法及び有機電界効果トランジスタの製造方法
JP2009295678A (ja) 半導体装置の製造方法、強誘電体素子の製造方法および電子機器の製造方法
JP2007173728A (ja) 有機強誘電体キャパシタの製造方法、有機強誘電体キャパシタ、有機強誘電体メモリ、および電子機器
CN1823425A (zh) 有机薄膜晶体管及其制造方法、以及使用了它的有源矩阵型显示器和无线识别标签
CN109037449B (zh) 一种有机场效应晶体管存储器及该存储器的制备方法
JP2007134354A (ja) 有機強誘電体キャパシタの製造方法、有機強誘電体キャパシタ、有機強誘電体メモリ、および電子機器
JP2010141141A (ja) 薄膜トランジスタおよびその製造方法、並びに表示装置
JP5724529B2 (ja) 半導体装置の製造方法、強誘電体素子の製造方法および電子機器の製造方法
JP2008198804A (ja) 有機強誘電体メモリの製造方法、有機強誘電体キャパシタ、有機強誘電体メモリ、および電子機器
JP5223294B2 (ja) 有機薄膜トランジスタの製造方法
TWI307124B (en) Method of fabricating a semiconductor device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Open date: 20080528