CN101075809B - 时钟生成电路和时钟生成方法 - Google Patents
时钟生成电路和时钟生成方法 Download PDFInfo
- Publication number
- CN101075809B CN101075809B CN2005101323684A CN200510132368A CN101075809B CN 101075809 B CN101075809 B CN 101075809B CN 2005101323684 A CN2005101323684 A CN 2005101323684A CN 200510132368 A CN200510132368 A CN 200510132368A CN 101075809 B CN101075809 B CN 101075809B
- Authority
- CN
- China
- Prior art keywords
- clock
- frequency division
- output
- circuit
- delay
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 13
- 238000001228 spectrum Methods 0.000 claims abstract description 32
- 230000004044 response Effects 0.000 claims abstract description 7
- 230000003111 delayed effect Effects 0.000 claims description 48
- 230000000052 comparative effect Effects 0.000 claims description 5
- 101150087322 DCPS gene Proteins 0.000 abstract description 13
- 101100386725 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) DCS1 gene Proteins 0.000 abstract description 13
- 101100116191 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) DCS2 gene Proteins 0.000 abstract description 13
- 102100033718 m7GpppX diphosphatase Human genes 0.000 abstract description 13
- 239000000872 buffer Substances 0.000 description 29
- 230000000630 rising effect Effects 0.000 description 11
- 238000010586 diagram Methods 0.000 description 7
- 238000006243 chemical reaction Methods 0.000 description 4
- 230000008859 change Effects 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 230000001934 delay Effects 0.000 description 2
- 230000001174 ascending effect Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 238000012797 qualification Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/0805—Details of the phase-locked loop the loop being adapted to provide an additional control signal for use outside the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0818—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter comprising coarse and fine delay or phase-shifting means
Landscapes
- Pulse Circuits (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
Claims (6)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005268332A JP4298688B2 (ja) | 2005-09-15 | 2005-09-15 | クロック発生回路及びクロック発生方法 |
JP2005268332 | 2005-09-15 | ||
JP2005-268332 | 2005-09-15 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101075809A CN101075809A (zh) | 2007-11-21 |
CN101075809B true CN101075809B (zh) | 2010-12-22 |
Family
ID=35788067
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2005101323684A Active CN101075809B (zh) | 2005-09-15 | 2005-12-21 | 时钟生成电路和时钟生成方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US7276944B2 (zh) |
EP (1) | EP1764922B1 (zh) |
JP (1) | JP4298688B2 (zh) |
CN (1) | CN101075809B (zh) |
DE (1) | DE602005010705D1 (zh) |
TW (1) | TWI304685B (zh) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007193751A (ja) * | 2006-01-23 | 2007-08-02 | Nec Electronics Corp | 半導体装置およびデータ入出力システム |
CN101404569B (zh) * | 2007-11-23 | 2011-04-27 | 硅谷数模半导体(北京)有限公司 | 对参考时钟信号进行展频的装置和方法 |
CN101404570B (zh) * | 2007-11-23 | 2011-01-12 | 硅谷数模半导体(北京)有限公司 | 用于去除参考时钟信号的展频的系统和方法 |
JP5321179B2 (ja) * | 2008-04-11 | 2013-10-23 | 富士通株式会社 | 位相制御装置、位相制御プリント板、制御方法 |
US8180006B2 (en) * | 2009-08-13 | 2012-05-15 | Himax Technologies Limited | Spread-spectrum generator |
US8767801B1 (en) * | 2010-03-23 | 2014-07-01 | Altera Corporation | Testing performance of clock and data recovery circuitry on an integrated circuit device |
KR101152404B1 (ko) * | 2010-07-06 | 2012-06-05 | 에스케이하이닉스 주식회사 | 지연고정루프회로의 동작제어회로 및 이를 구비하는 반도체 장치 |
CN102722218A (zh) * | 2012-05-23 | 2012-10-10 | 常州芯奇微电子科技有限公司 | Usb时钟电路 |
US9357163B2 (en) * | 2012-09-20 | 2016-05-31 | Viavi Solutions Inc. | Characterizing ingress noise |
US8760209B2 (en) * | 2012-09-27 | 2014-06-24 | Analog Devices, Inc. | Apparatus and methods for quadrature clock signal generation |
US9008254B2 (en) * | 2013-08-30 | 2015-04-14 | Realtek Semiconductor Corp. | Method and apparatus for suppressing a deterministic clock jitter |
US8723568B1 (en) * | 2013-12-20 | 2014-05-13 | Qualcomm Incorporated | Local oscillator signal generation using delay locked loops |
JP6453541B2 (ja) * | 2014-01-10 | 2019-01-16 | 株式会社メガチップス | クロック生成回路 |
TWI561958B (en) * | 2014-05-22 | 2016-12-11 | Global Unichip Corp | Integrated circuit |
US10341082B1 (en) * | 2018-02-27 | 2019-07-02 | Texas Instruments Incorporated | Delay modulated clock division |
CN112615622B (zh) * | 2020-12-26 | 2023-03-24 | 上海艾为电子技术股份有限公司 | 一种展频时钟发生器及电子设备 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6043677A (en) * | 1997-10-15 | 2000-03-28 | Lucent Technologies Inc. | Programmable clock manager for a programmable logic device that can implement delay-locked loop functions |
US6066969A (en) * | 1998-01-16 | 2000-05-23 | Fujitsu Limited | Semiconductor device with DLL circuit avoiding excessive power consumption |
US6198689B1 (en) * | 1998-11-27 | 2001-03-06 | Fujitsu Limited | Integrated circuit device with built-in self timing control circuit |
CN1574641A (zh) * | 2003-06-23 | 2005-02-02 | 株式会社瑞萨科技 | 使用可进行高精度频率调制的谱扩散方式的时钟发生电路 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5488627A (en) | 1993-11-29 | 1996-01-30 | Lexmark International, Inc. | Spread spectrum clock generator and associated method |
US5442664A (en) | 1993-12-20 | 1995-08-15 | Hewlett-Packard Company | Digitally phase modulated clock inhibiting reduced RF emissions |
JP4110081B2 (ja) * | 2002-12-06 | 2008-07-02 | ザインエレクトロニクス株式会社 | 位相選択型周波数変調装置及び位相選択型周波数シンセサイザ |
JP2005004451A (ja) | 2003-06-11 | 2005-01-06 | Nec Electronics Corp | スペクトラム拡散クロック発生装置 |
US7078947B2 (en) * | 2003-12-21 | 2006-07-18 | Silicon Bridge Inc. | Phase-locked loop having a spread spectrum clock generator |
US7158443B2 (en) * | 2005-06-01 | 2007-01-02 | Micron Technology, Inc. | Delay-lock loop and method adapting itself to operate over a wide frequency range |
-
2005
- 2005-09-15 JP JP2005268332A patent/JP4298688B2/ja not_active Expired - Fee Related
- 2005-12-13 EP EP05257644A patent/EP1764922B1/en not_active Not-in-force
- 2005-12-13 DE DE602005010705T patent/DE602005010705D1/de active Active
- 2005-12-15 TW TW094144501A patent/TWI304685B/zh not_active IP Right Cessation
- 2005-12-21 CN CN2005101323684A patent/CN101075809B/zh active Active
- 2005-12-21 US US11/312,392 patent/US7276944B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6043677A (en) * | 1997-10-15 | 2000-03-28 | Lucent Technologies Inc. | Programmable clock manager for a programmable logic device that can implement delay-locked loop functions |
US6066969A (en) * | 1998-01-16 | 2000-05-23 | Fujitsu Limited | Semiconductor device with DLL circuit avoiding excessive power consumption |
US6198689B1 (en) * | 1998-11-27 | 2001-03-06 | Fujitsu Limited | Integrated circuit device with built-in self timing control circuit |
CN1574641A (zh) * | 2003-06-23 | 2005-02-02 | 株式会社瑞萨科技 | 使用可进行高精度频率调制的谱扩散方式的时钟发生电路 |
Non-Patent Citations (2)
Title |
---|
JP特开2003-273731A 2003.09.26 |
JP特开平10-288972A 1998.10.27 |
Also Published As
Publication number | Publication date |
---|---|
EP1764922A1 (en) | 2007-03-21 |
EP1764922B1 (en) | 2008-10-29 |
DE602005010705D1 (de) | 2008-12-11 |
TW200711316A (en) | 2007-03-16 |
TWI304685B (en) | 2008-12-21 |
CN101075809A (zh) | 2007-11-21 |
US20070057709A1 (en) | 2007-03-15 |
US7276944B2 (en) | 2007-10-02 |
JP2007081935A (ja) | 2007-03-29 |
JP4298688B2 (ja) | 2009-07-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101075809B (zh) | 时钟生成电路和时钟生成方法 | |
JP4252561B2 (ja) | クロック発生回路及びクロック発生方法 | |
US8660223B2 (en) | PLL circuit, communication device, and loopback test method of communication device | |
US6768361B2 (en) | Clock synchronization circuit | |
US20090141774A1 (en) | Spread spectrum clock generator capable of frequency modulation with high accuracy | |
US20020008560A1 (en) | Variable delay circuit and semiconductor integrated circuit device | |
JP3761481B2 (ja) | 同期回路 | |
US6882196B2 (en) | Duty cycle corrector | |
US7180340B2 (en) | Frequency multiplier capable of adjusting duty cycle of a clock and method used therein | |
US9647642B2 (en) | Clock phase adjustment mechanism of a ring oscillator using a phase control signal | |
CN111446959B (zh) | 二倍频装置及方法 | |
US20020037065A1 (en) | Clock signal reproduction device | |
US6859079B2 (en) | Semiconductor device capable of accurately producing internal multi-phase clock signal | |
CN101411064A (zh) | 扩频钟控 | |
KR20190139007A (ko) | 비대칭 펄스 폭 비교 회로 및 이를 포함하는 클럭 위상 보정 회로 | |
KR100948328B1 (ko) | 동기 정류형 전원 장치의 제어 회로, 동기 정류형 전원장치 및 그 제어 방법 | |
US20110148487A1 (en) | Dll circuit and method of controlling the same | |
EP0847142B1 (en) | Phase locked loop | |
US8344771B2 (en) | Delay locked loop of semiconductor integrated circuit and method for driving the same | |
US6967536B2 (en) | Phase-locked loop circuit reducing steady state phase error | |
KR100698864B1 (ko) | 클록 발생 회로 및 클록 발생 방법 | |
US8063708B2 (en) | Phase locked loop and method for operating the same | |
US20070201594A1 (en) | Phase Locked Loop (Pll) Circuit, Its Phasing Method And Operation Analyzing Method | |
KR100568106B1 (ko) | 지터억제회로를 갖는 지연동기루프회로 | |
US7113014B1 (en) | Pulse width modulator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: FUJITSU MICROELECTRONICS CO., LTD. Free format text: FORMER OWNER: FUJITSU LIMITED Effective date: 20081024 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20081024 Address after: Tokyo, Japan, Japan Applicant after: Fujitsu Microelectronics Ltd. Address before: Kanagawa Applicant before: Fujitsu Ltd. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: SPANSION LLC N. D. GES D. STAATES Free format text: FORMER OWNER: FUJITSU SEMICONDUCTOR CO., LTD. Effective date: 20140102 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20140102 Address after: American California Patentee after: Spansion LLC N. D. Ges D. Staates Address before: Kanagawa Patentee before: Fujitsu Semiconductor Co., Ltd. |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20160407 Address after: American California Patentee after: Cypress Semiconductor Corp. Address before: American California Patentee before: Spansion LLC N. D. Ges D. Staates |