CH617037A5 - - Google Patents
Download PDFInfo
- Publication number
- CH617037A5 CH617037A5 CH971177A CH971177A CH617037A5 CH 617037 A5 CH617037 A5 CH 617037A5 CH 971177 A CH971177 A CH 971177A CH 971177 A CH971177 A CH 971177A CH 617037 A5 CH617037 A5 CH 617037A5
- Authority
- CH
- Switzerland
- Prior art keywords
- conductor
- pattern
- intermediate layer
- level
- tracks
- Prior art date
Links
- 239000004020 conductor Substances 0.000 claims description 162
- 239000000463 material Substances 0.000 claims description 27
- 238000000034 method Methods 0.000 claims description 26
- 238000005530 etching Methods 0.000 claims description 25
- 239000004065 semiconductor Substances 0.000 claims description 23
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 17
- 238000011282 treatment Methods 0.000 claims description 13
- 238000004519 manufacturing process Methods 0.000 claims description 9
- 229910052759 nickel Inorganic materials 0.000 claims description 5
- 229910052751 metal Inorganic materials 0.000 claims description 4
- 239000002184 metal Substances 0.000 claims description 4
- 229910052782 aluminium Inorganic materials 0.000 claims description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 2
- 229910052697 platinum Inorganic materials 0.000 claims 1
- 239000010410 layer Substances 0.000 description 80
- 239000010931 gold Substances 0.000 description 8
- 238000012856 packing Methods 0.000 description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 229910052814 silicon oxide Inorganic materials 0.000 description 6
- 229910052737 gold Inorganic materials 0.000 description 5
- 239000011229 interlayer Substances 0.000 description 3
- 238000002161 passivation Methods 0.000 description 3
- 239000002356 single layer Substances 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 2
- 238000005452 bending Methods 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 229910017604 nitric acid Inorganic materials 0.000 description 2
- 238000001259 photo etching Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 241000530268 Lycaena heteronea Species 0.000 description 1
- 229910018949 PtAu Inorganic materials 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000000356 contaminant Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 239000003337 fertilizer Substances 0.000 description 1
- 150000002343 gold Chemical class 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000004922 lacquer Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910000510 noble metal Inorganic materials 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000007665 sagging Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 229910001258 titanium gold Inorganic materials 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/4821—Bridge structure with air gap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Weting (AREA)
- Manufacturing Of Printed Wiring (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| NL7608901A NL7608901A (nl) | 1976-08-11 | 1976-08-11 | Werkwijze ter vervaardiging van een halfge- leiderinrichting en halfgeleiderinrichting vervaardigd door middel van een dergelijke werkwijze. |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CH617037A5 true CH617037A5 (fr) | 1980-04-30 |
Family
ID=19826727
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CH971177A CH617037A5 (fr) | 1976-08-11 | 1977-08-08 |
Country Status (15)
| Country | Link |
|---|---|
| US (1) | US4308090A (fr) |
| JP (1) | JPS5837992B2 (fr) |
| AU (1) | AU509242B2 (fr) |
| CA (1) | CA1090477A (fr) |
| CH (1) | CH617037A5 (fr) |
| DD (1) | DD132091A5 (fr) |
| DE (1) | DE2734176A1 (fr) |
| FR (1) | FR2361745A1 (fr) |
| GB (1) | GB1584756A (fr) |
| HU (1) | HU176861B (fr) |
| IT (1) | IT1086058B (fr) |
| NL (1) | NL7608901A (fr) |
| PL (1) | PL200127A1 (fr) |
| SE (1) | SE7708968L (fr) |
| SU (1) | SU673206A3 (fr) |
Families Citing this family (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL181611C (nl) * | 1978-11-14 | 1987-09-16 | Philips Nv | Werkwijze ter vervaardiging van een bedradingssysteem, alsmede een halfgeleiderinrichting voorzien van een dergelijk bedradingssysteem. |
| NL8303268A (nl) * | 1983-09-23 | 1985-04-16 | Philips Nv | Werkwijze ter vervaardiging van een halfgeleiderinrichting en halfgeleiderinrichting vervaardigd door toepassing van een dergelijke werkwijze. |
| US4924287A (en) * | 1985-01-20 | 1990-05-08 | Avner Pdahtzur | Personalizable CMOS gate array device and technique |
| GB8518231D0 (en) * | 1985-07-19 | 1985-08-29 | Plessey Co Plc | Producing layered structures |
| JPH0110467Y2 (fr) * | 1985-10-19 | 1989-03-24 | ||
| US4840923A (en) * | 1986-04-30 | 1989-06-20 | International Business Machine Corporation | Simultaneous multiple level interconnection process |
| IL82113A (en) * | 1987-04-05 | 1992-08-18 | Zvi Orbach | Fabrication of customized integrated circuits |
| US4922323A (en) * | 1987-04-09 | 1990-05-01 | Microelectronics And Computer Technology Corporation | Hermetically sealed multilayer electrical feedthru |
| JPS63293860A (ja) * | 1987-05-26 | 1988-11-30 | Nec Ic Microcomput Syst Ltd | 半導体集積回路装置 |
| JPH0783053B2 (ja) * | 1987-06-19 | 1995-09-06 | 三菱電機株式会社 | 半導体装置 |
| JPS6481343A (en) * | 1987-09-24 | 1989-03-27 | Nec Corp | Manufacture of integrated circuit |
| JPH01189939A (ja) * | 1988-01-26 | 1989-07-31 | Nec Corp | 半導体集積回路 |
| US5117276A (en) * | 1989-08-14 | 1992-05-26 | Fairchild Camera And Instrument Corp. | High performance interconnect system for an integrated circuit |
| US5198385A (en) * | 1991-01-11 | 1993-03-30 | Harris Corporation | Photolithographic formation of die-to-package airbridge in a semiconductor device |
| US5270574A (en) * | 1991-08-01 | 1993-12-14 | Texas Instruments Incorporated | Vacuum micro-chamber for encapsulating a microelectronics device |
| JPH0656403U (ja) * | 1993-01-18 | 1994-08-05 | 株式会社アンカー商事 | パイプ材の仮止装置 |
| KR970004922B1 (ko) * | 1993-07-27 | 1997-04-08 | 삼성전자 주식회사 | 고집적 반도체 배선구조 및 그 제조방법 |
| JP3156896B2 (ja) * | 1994-01-28 | 2001-04-16 | 富士通株式会社 | 半導体装置の製造方法およびかかる製造方法により製造された半導体装置 |
| JP3267049B2 (ja) * | 1994-05-25 | 2002-03-18 | 株式会社村田製作所 | エアブリッジ配線を有するスパイラルインダクタの製造方法 |
| US20090038171A1 (en) * | 2007-08-08 | 2009-02-12 | International Business Machines Corporation | Alignment tool for assembly of microprocessor board to server chassis |
| US8866306B2 (en) | 2013-01-02 | 2014-10-21 | International Business Machines Corporation | Signal path and method of manufacturing a multiple-patterned semiconductor device |
| US9082624B2 (en) | 2013-01-02 | 2015-07-14 | International Business Machines Corporation | Signal path of a multiple-patterned semiconductor device |
| US9099533B2 (en) | 2013-07-02 | 2015-08-04 | International Business Machines Corporation | Semiconductor device with distinct multiple-patterned conductive tracks on a same level |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3539705A (en) * | 1968-05-31 | 1970-11-10 | Westinghouse Electric Corp | Microelectronic conductor configurations and method of making the same |
| US3647585A (en) * | 1969-05-23 | 1972-03-07 | Bell Telephone Labor Inc | Method of eliminating pinhole shorts in an air-isolated crossover |
| NL7009522A (fr) * | 1970-06-27 | 1971-12-29 | ||
| US3715785A (en) * | 1971-04-29 | 1973-02-13 | Ibm | Technique for fabricating integrated incandescent displays |
| JPS4834686A (fr) * | 1971-09-09 | 1973-05-21 | ||
| JPS5146904B2 (fr) * | 1971-09-30 | 1976-12-11 | ||
| US3783056A (en) * | 1972-06-20 | 1974-01-01 | Bell Telephone Labor Inc | Technique for the fabrication of an air isolated crossover |
-
1976
- 1976-08-11 NL NL7608901A patent/NL7608901A/xx not_active Application Discontinuation
-
1977
- 1977-07-29 DE DE19772734176 patent/DE2734176A1/de not_active Ceased
- 1977-08-04 CA CA284,097A patent/CA1090477A/fr not_active Expired
- 1977-08-05 SU SU772508749A patent/SU673206A3/ru active
- 1977-08-08 SE SE7708968A patent/SE7708968L/xx unknown
- 1977-08-08 CH CH971177A patent/CH617037A5/de not_active IP Right Cessation
- 1977-08-08 IT IT26589/77A patent/IT1086058B/it active
- 1977-08-08 PL PL20012777A patent/PL200127A1/xx unknown
- 1977-08-08 AU AU27698/77A patent/AU509242B2/en not_active Expired
- 1977-08-08 DD DD7700200484A patent/DD132091A5/xx unknown
- 1977-08-08 GB GB33136/77A patent/GB1584756A/en not_active Expired
- 1977-08-08 JP JP52094277A patent/JPS5837992B2/ja not_active Expired
- 1977-08-09 HU HU77PI588A patent/HU176861B/hu unknown
- 1977-08-10 FR FR7724603A patent/FR2361745A1/fr active Granted
-
1979
- 1979-03-02 US US06/016,843 patent/US4308090A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| SU673206A3 (ru) | 1979-07-05 |
| FR2361745B1 (fr) | 1983-06-03 |
| DD132091A5 (de) | 1978-08-23 |
| CA1090477A (fr) | 1980-11-25 |
| NL7608901A (nl) | 1978-02-14 |
| IT1086058B (it) | 1985-05-28 |
| AU2769877A (en) | 1979-02-15 |
| DE2734176A1 (de) | 1978-02-16 |
| HU176861B (en) | 1981-05-28 |
| AU509242B2 (en) | 1980-05-01 |
| PL200127A1 (pl) | 1978-04-24 |
| GB1584756A (en) | 1981-02-18 |
| FR2361745A1 (fr) | 1978-03-10 |
| US4308090A (en) | 1981-12-29 |
| JPS5837992B2 (ja) | 1983-08-19 |
| SE7708968L (sv) | 1978-02-12 |
| JPS5321587A (en) | 1978-02-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CH617037A5 (fr) | ||
| DE69126934T2 (de) | Verfahren zum Herstellen einer Halbleiteranordnung mit Mehrlagen-Verbindungsleitungen | |
| DE2945533C2 (de) | Verfahren zur Herstellung eines Verdrahtungssystems | |
| DE3784751T2 (de) | Verfahren zur herstellung von verbindungsloechern auf integrierten schaltungen. | |
| DE1614872C3 (de) | Halbleiteranordnung | |
| DE2637667A1 (de) | Halbleiteranordnung | |
| DE2729030A1 (de) | Verfahren zum erzeugen eines mehrschichtigen leiterzugsmusters bei der herstellung monolithisch integrierter schaltungen | |
| EP0002185A1 (fr) | Procédé pour interconnecter deux conducteurs croisés se trouvant au-dessus de la surface d'un substrat | |
| DE2346565A1 (de) | Verfahren zur herstellung von mehrlagen-metallisierungen bei integrierten halbleiteranordnungen | |
| DE1965546A1 (de) | Halbleiterbauelement | |
| DE69133409T2 (de) | Verfahren zur Herstellung von Mehrschichtstrukturen | |
| DE69315278T2 (de) | Anschlussflächen-Struktur einer integrierten Schaltung und Verfahren zu ihrer Herstellung | |
| DE2536270A1 (de) | Mii oeffnungen versehene halbleiterscheibe | |
| DE1809115A1 (de) | Verfahren zur Herstellung von mehrere Schichten umfassenden Leitungsverbindungen fuer Halbleiteranordnungen | |
| DE1690509B1 (de) | Verfahren zur bildung zweier eng voneinandergetrennter leitender schichten | |
| DE68918983T2 (de) | Halbleiteranordnung mit organischer Schicht, wie isolierende Zwischenschicht für Mehrschichtmetallisierung. | |
| DE2313219B2 (de) | Verfahren zur Herstellung einer Halbleiteranordnung mit einer auf mehreren Niveaus liegenden Metallisierung | |
| DE2740757C2 (de) | Halbleiteranordnung und Verfahren zu deren Herstellung | |
| DE3544539C2 (de) | Halbleiteranordnung mit Metallisierungsmuster verschiedener Schichtdicke sowie Verfahren zu deren Herstellung | |
| DE2351943A1 (de) | Verfahren zur herstellung integrierter schaltungen | |
| DE2361804C2 (de) | Verfahren zur Herstellung von supraleitenden Kontakten in Tieftemperatur-Schaltkreisen und Anwendung des Verfahrens bei der Herstellung von Tieftemperatur-Schaltkreisen mit Josephson-Elementen | |
| DE69005225T2 (de) | Verfahren zur Herstellung von einem mehrschichtigen Leitungsnetz einer Verbindungsplatte für mindestens eine höchstintegrierte Schaltung. | |
| EP0103690B1 (fr) | Procédé de fabrication d'une couche isolante entre des couches de métallisation de circuits semi-conducteurs intégrés | |
| DE69130472T2 (de) | Ein dc SQUID Element und Verfahren zu dessen Herstellung | |
| DE4437963C2 (de) | Mehrschicht-Leiterplatte und Verfahren zu ihrer Herstellung |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PL | Patent ceased |