CA2285627A1 - Method for producing planar trenches - Google Patents
Method for producing planar trenches Download PDFInfo
- Publication number
- CA2285627A1 CA2285627A1 CA002285627A CA2285627A CA2285627A1 CA 2285627 A1 CA2285627 A1 CA 2285627A1 CA 002285627 A CA002285627 A CA 002285627A CA 2285627 A CA2285627 A CA 2285627A CA 2285627 A1 CA2285627 A1 CA 2285627A1
- Authority
- CA
- Canada
- Prior art keywords
- trench
- layer
- insulating
- semiconductor material
- polysilicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/763—Polycrystalline semiconductor regions
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Element Separation (AREA)
- Drying Of Semiconductors (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9701154-8 | 1997-03-26 | ||
SE9701154A SE520115C2 (sv) | 1997-03-26 | 1997-03-26 | Diken med plan ovansida |
PCT/SE1998/000528 WO1998043293A1 (en) | 1997-03-26 | 1998-03-23 | Method for producing planar trenches |
Publications (1)
Publication Number | Publication Date |
---|---|
CA2285627A1 true CA2285627A1 (en) | 1998-10-01 |
Family
ID=20406360
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002285627A Abandoned CA2285627A1 (en) | 1997-03-26 | 1998-03-23 | Method for producing planar trenches |
Country Status (9)
Country | Link |
---|---|
EP (1) | EP1018156A1 (zh) |
JP (1) | JP2001519097A (zh) |
KR (1) | KR100374455B1 (zh) |
CN (1) | CN1110848C (zh) |
AU (1) | AU6753998A (zh) |
CA (1) | CA2285627A1 (zh) |
SE (1) | SE520115C2 (zh) |
TW (1) | TW356579B (zh) |
WO (1) | WO1998043293A1 (zh) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6498383B2 (en) * | 2001-05-23 | 2002-12-24 | International Business Machines Corporation | Oxynitride shallow trench isolation and method of formation |
US6461936B1 (en) * | 2002-01-04 | 2002-10-08 | Infineon Technologies Ag | Double pullback method of filling an isolation trench |
JP2008028357A (ja) | 2006-07-24 | 2008-02-07 | Hynix Semiconductor Inc | 半導体素子及びその製造方法 |
JP4717122B2 (ja) * | 2009-01-13 | 2011-07-06 | 三菱電機株式会社 | 薄膜太陽電池の製造方法 |
CN102468176B (zh) * | 2010-11-19 | 2013-12-18 | 上海华虹Nec电子有限公司 | 超级结器件制造纵向区的方法 |
CN103822735A (zh) * | 2012-11-16 | 2014-05-28 | 无锡华润上华半导体有限公司 | 一种压力传感器用晶片结构及该晶片结构的加工方法 |
CN107507773B (zh) * | 2016-06-14 | 2021-09-17 | 格科微电子(上海)有限公司 | 优化cmos图像传感器晶体管结构的方法 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2207281B (en) * | 1987-07-24 | 1992-02-05 | Plessey Co Plc | A method of providing refilled trenches |
US5175122A (en) * | 1991-06-28 | 1992-12-29 | Digital Equipment Corporation | Planarization process for trench isolation in integrated circuit manufacture |
US5561073A (en) * | 1992-03-13 | 1996-10-01 | Jerome; Rick C. | Method of fabricating an isolation trench for analog bipolar devices in harsh environments |
US5627092A (en) * | 1994-09-26 | 1997-05-06 | Siemens Aktiengesellschaft | Deep trench dram process on SOI for low leakage DRAM cell |
US5683945A (en) * | 1996-05-16 | 1997-11-04 | Siemens Aktiengesellschaft | Uniform trench fill recess by means of isotropic etching |
-
1997
- 1997-03-26 SE SE9701154A patent/SE520115C2/sv not_active IP Right Cessation
- 1997-04-18 TW TW086105057A patent/TW356579B/zh active
-
1998
- 1998-03-23 CA CA002285627A patent/CA2285627A1/en not_active Abandoned
- 1998-03-23 EP EP98912851A patent/EP1018156A1/en not_active Withdrawn
- 1998-03-23 WO PCT/SE1998/000528 patent/WO1998043293A1/en active IP Right Grant
- 1998-03-23 CN CN98805442A patent/CN1110848C/zh not_active Expired - Fee Related
- 1998-03-23 AU AU67539/98A patent/AU6753998A/en not_active Abandoned
- 1998-03-23 JP JP54556198A patent/JP2001519097A/ja not_active Abandoned
- 1998-03-23 KR KR10-1999-7008655A patent/KR100374455B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
WO1998043293A1 (en) | 1998-10-01 |
EP1018156A1 (en) | 2000-07-12 |
JP2001519097A (ja) | 2001-10-16 |
AU6753998A (en) | 1998-10-20 |
SE9701154L (sv) | 1998-09-27 |
SE9701154D0 (sv) | 1997-03-26 |
TW356579B (en) | 1999-04-21 |
CN1257609A (zh) | 2000-06-21 |
SE520115C2 (sv) | 2003-05-27 |
CN1110848C (zh) | 2003-06-04 |
KR100374455B1 (ko) | 2003-03-04 |
KR20010005591A (ko) | 2001-01-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100413905B1 (ko) | 반도체 칩 및 그의 제조 프로세스 | |
KR100344491B1 (ko) | 반도체기판내의능동영역들간에필드산화물영역을형성하는방법 | |
US8101497B2 (en) | Self-aligned trench formation | |
US4929566A (en) | Method of making dielectrically isolated integrated circuits using oxygen implantation and expitaxial growth | |
EP0690493A2 (en) | Shallow trench isolation with thin nitride liner | |
US5358891A (en) | Trench isolation with planar topography and method of fabrication | |
EP0515809A2 (en) | Sub-layer contact technique using in situ doped amorphous silicon and solid phase recrystallization | |
US4713356A (en) | Manufacturing MOS semiconductor device with planarized conductive layer | |
JPH0650759B2 (ja) | 高度に平面化された集積回路構造を作るための方法 | |
JPH01276641A (ja) | 半導体デバイスの製造方法 | |
US20020076915A1 (en) | Wafer trench article and process | |
US5453395A (en) | Isolation technology using liquid phase deposition | |
CA2285627A1 (en) | Method for producing planar trenches | |
US6063693A (en) | Planar trenches | |
EP1009024B1 (en) | Method for producing an SOI wafer | |
US6103581A (en) | Method for producing shallow trench isolation structure | |
JPS5898943A (ja) | 半導体装置の製造方法 | |
JPH0199230A (ja) | 分離領域形成方法 | |
JPH043455A (ja) | Soiトランジスタ積層半導体装置とその製造方法 | |
KR100190070B1 (ko) | 반도체장치의 소자분리 방법 | |
US6261966B1 (en) | Method for improving trench isolation | |
KR970018364A (ko) | 반도체 장치의 소자분리 방법 | |
CN1233033C (zh) | 减少隔离元件对于有源区域的应力与侵蚀效应的方法 | |
KR20010038607A (ko) | 반도체장치를 위한 필드 분리방법 | |
CN102569158A (zh) | 半导体结构间隔离结构及其形成方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FZDE | Dead |