BR112022023507A2 - Arquitetura de geração de relógio usando um filtro polifásico com capacidade de autocorreção - Google Patents

Arquitetura de geração de relógio usando um filtro polifásico com capacidade de autocorreção

Info

Publication number
BR112022023507A2
BR112022023507A2 BR112022023507A BR112022023507A BR112022023507A2 BR 112022023507 A2 BR112022023507 A2 BR 112022023507A2 BR 112022023507 A BR112022023507 A BR 112022023507A BR 112022023507 A BR112022023507 A BR 112022023507A BR 112022023507 A2 BR112022023507 A2 BR 112022023507A2
Authority
BR
Brazil
Prior art keywords
polyphase filter
clock
phase
correcting
self
Prior art date
Application number
BR112022023507A
Other languages
English (en)
Inventor
Hafizi Madjid
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of BR112022023507A2 publication Critical patent/BR112022023507A2/pt

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00—Networks using active elements
    • H03H11/02—Multiple-port networks
    • H03H11/16—Networks for phase shifting
    • H03H11/22—Networks for phase shifting providing two or more phase shifted output signals, e.g. n-phase output
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45475—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00—Networks using active elements
    • H03H11/46—One-port networks
    • H03H11/53—One-port networks simulating resistances; simulating resistance multipliers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/18—Networks for phase shifting
    • H03H7/21—Networks for phase shifting providing two or more phase shifted output signals, e.g. n-phase output
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/38—Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
    • H04B1/40—Circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

ARQUITETURA DE GERAÇÃO DE RELÓGIO USANDO UM FILTRO POLIFÁSICO COM CAPACIDADE DE AUTOCORREÇÃO. Um gerador de relógio (400) em fase/quadratura (I/Q) é descrito. O relógio I/Q gerado inclui um filtro polifásico (420) configurado para gerar um sinal de relógio em quadratura de quatro fases (422) em resposta a um sinal de relógio em quadratura de duas fases (406) gerado em resposta a um sinal de relógio inserido de terminação única (402). O relógio I/Q gerado também inclui um interpolador de fase (460) configurado para gerar um sinal de relógio emitido em quadratura de quatro fases (462) a partir do sinal de relógio em quadratura de quatro fases. O relógio I/Q gerado inclui adicionalmente um circuito de sintonia de filtro polifásico (430) acoplado a uma saída do interpolador de fase (460). O circuito de sintonia de filtro polifásico (430) é configurado para gerar uma tensão de controle (432) para o filtro polifásico sintonizar o sinal de relógio em quadratura de quatro fases proveniente do filtro polifásico.
BR112022023507A 2020-06-02 2021-03-31 Arquitetura de geração de relógio usando um filtro polifásico com capacidade de autocorreção BR112022023507A2 (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US16/890,820 US10963002B1 (en) 2020-06-02 2020-06-02 Clock generation architecture using a poly-phase filter with self-correction capability
PCT/US2021/025262 WO2021247129A1 (en) 2020-06-02 2021-03-31 Clock generation architecture using a poly-phase filter with self-correction capability

Publications (1)

Publication Number Publication Date
BR112022023507A2 true BR112022023507A2 (pt) 2022-12-20

Family

ID=75164457

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112022023507A BR112022023507A2 (pt) 2020-06-02 2021-03-31 Arquitetura de geração de relógio usando um filtro polifásico com capacidade de autocorreção

Country Status (7)

Country Link
US (1) US10963002B1 (pt)
EP (1) EP4158443A1 (pt)
KR (1) KR102483874B1 (pt)
CN (1) CN115443442B (pt)
BR (1) BR112022023507A2 (pt)
TW (1) TWI761189B (pt)
WO (1) WO2021247129A1 (pt)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11206012B2 (en) * 2019-12-06 2021-12-21 Qualcomm Incorporated Calibrating resistance for data drivers
US11258436B1 (en) * 2021-04-09 2022-02-22 Realtek Semiconductor Corp. Self-calibrating quadrature clock generator and method thereof
US11811413B2 (en) * 2021-10-13 2023-11-07 Mediatek Inc. Poly phase filter with phase error enhance technique
US20230353160A1 (en) * 2022-04-28 2023-11-02 Analog Devices International Unlimited Company Analog tracking circuit to improve dynamic and static image rejection of a frequency converter

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0756984A (ja) * 1993-08-17 1995-03-03 Kawasaki Steel Corp 半導体集積回路のレイアウト設計方法
JP3489266B2 (ja) * 1995-05-29 2004-01-19 三菱電機株式会社 マンコンベアの乗降口安全装置
US6194969B1 (en) 1999-05-19 2001-02-27 Sun Microsystems, Inc. System and method for providing master and slave phase-aligned clocks
KR100395213B1 (ko) * 2001-03-22 2003-08-21 주식회사 버카나와이어리스코리아 직교 신호 발생기 및 직교 신호 위상 오류 보정 방법
US7558351B2 (en) * 2004-02-10 2009-07-07 Wionics Research Super harmonic filter and method of filtering frequency components from a signal
KR100570632B1 (ko) * 2004-07-06 2006-04-12 삼성전자주식회사 클록복원회로 및 방법과 이를 이용한 고속 데이터송수신회로
US8004335B2 (en) * 2008-02-11 2011-08-23 International Business Machines Corporation Phase interpolator system and associated methods
KR101499176B1 (ko) * 2008-04-08 2015-03-06 삼성전자주식회사 클럭 신호의 위상 튜닝 방법 및 그 장치
US8324949B2 (en) * 2010-10-08 2012-12-04 Texas Instruments Incorporated Adaptive quadrature correction for quadrature clock path deskew
WO2013095431A1 (en) * 2011-12-21 2013-06-27 Intel Corporation Low power digital phase interpolator
US9455728B2 (en) 2014-04-04 2016-09-27 International Business Machines Corporation Digital phase locked loop for low jitter applications
US10680592B2 (en) * 2017-10-19 2020-06-09 Xilinx, Inc. Quadrature clock correction circuit for transmitters
US10476660B1 (en) * 2018-10-09 2019-11-12 Micron Technology, Inc. Quadrature signal generation

Also Published As

Publication number Publication date
CN115443442B (zh) 2023-11-03
KR102483874B1 (ko) 2022-12-30
TW202147776A (zh) 2021-12-16
KR20220163515A (ko) 2022-12-09
TWI761189B (zh) 2022-04-11
EP4158443A1 (en) 2023-04-05
CN115443442A (zh) 2022-12-06
WO2021247129A1 (en) 2021-12-09
US10963002B1 (en) 2021-03-30

Similar Documents

Publication Publication Date Title
BR112022023507A2 (pt) Arquitetura de geração de relógio usando um filtro polifásico com capacidade de autocorreção
US7847643B2 (en) Circuit with multiphase oscillator
TWI436562B (zh) 單相直流轉換電路及多相直流轉換器系統
CN101133548B (zh) 多相重新调准电压控制振荡器和具有该振荡器的锁相回路
CN105187055B (zh) 具有宽带宽的锁相环电路
US20090267658A1 (en) Synchronizing Frequency and Phase of Multiple Variable Frequency Power Converters
TW201644161A (zh) 具改良脈衝寬度調變切換頻率同步切換功率轉換器
JP2008135835A (ja) Ｐｌｌ回路
JP4310036B2 (ja) タイミング信号発生回路、及び、それを備えた半導体検査装置
IT201900019914A1 (it) Circuito di misura di tempo, e relativo sistema comprendente un circuito di generazione di un segnale pwm e un circuito di misura di tempo, e corrispondente circuito integrato
US8436665B2 (en) Digital PLL circuit and clock generating method
TWI547088B (zh) 直流交流轉換裝置及其操作方法
US7642865B2 (en) System and method for multiple-phase clock generation
KR100829453B1 (ko) Ｄｌｌ 회로의 기준 클럭 생성 장치 및 방법
JP5573867B2 (ja) クロック位相同期化装置およびクロック位相同期化方法
JP2007288981A (ja) 電力変換装置の位相同期制御方法及び位相同期制御装置
JP3821825B2 (ja) タイミング発生回路
JP2011061929A (ja) モータ速度制御装置
JP2007244066A (ja) 電圧形電流制御インバータ
TW201246793A (en) Delay generator
Benedetti et al. New high-performance thyristor gate control set for line-commutated converters
JP4425722B2 (ja) Ｓｍｄ任意逓倍回路
JP2008236064A (ja) 多相クロック生成回路およびシリアルデータ受信回路
JP4606112B2 (ja) 等間隔パルス列生成装置および生成方法
JPH1013395A (ja) 位相同期回路