AU640442B2 - Method and apparatus for controlling writing to memory - Google Patents
Method and apparatus for controlling writing to memoryInfo
- Publication number
- AU640442B2 AU640442B2 AU69738/91A AU6973891A AU640442B2 AU 640442 B2 AU640442 B2 AU 640442B2 AU 69738/91 A AU69738/91 A AU 69738/91A AU 6973891 A AU6973891 A AU 6973891A AU 640442 B2 AU640442 B2 AU 640442B2
- Authority
- AU
- Australia
- Prior art keywords
- memory
- key code
- write operation
- writing
- time interval
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/20—Address safety or protection circuits, i.e. arrangements for preventing unauthorized or accidental access
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/14—Protection against unauthorised use of memory or access to memory
- G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
- G06F12/1425—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block
- G06F12/1433—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block for a module or a part of a module
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/24—Memory cell safety or protection circuits, e.g. arrangements for preventing inadvertent reading or writing; Status cells; Test cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
- G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
- G06F11/0757—Error or fault detection not based on redundancy by exceeding limits by exceeding a time limit, i.e. time-out, e.g. watchdogs
Landscapes
- Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Theoretical Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Storage Device Security (AREA)
- Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FI900063A FI86922C (fi) | 1990-01-05 | 1990-01-05 | Foerfarande och anordning foer kontrollering av inskrivning i ett minne |
FI900063 | 1990-01-05 |
Publications (2)
Publication Number | Publication Date |
---|---|
AU6973891A AU6973891A (en) | 1991-07-24 |
AU640442B2 true AU640442B2 (en) | 1993-08-26 |
Family
ID=8529649
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AU69738/91A Ceased AU640442B2 (en) | 1990-01-05 | 1991-01-02 | Method and apparatus for controlling writing to memory |
Country Status (9)
Country | Link |
---|---|
EP (1) | EP0507811A1 (de) |
JP (1) | JPH05502957A (de) |
AU (1) | AU640442B2 (de) |
CA (1) | CA2070986A1 (de) |
FI (1) | FI86922C (de) |
HU (1) | HU207593B (de) |
NO (1) | NO922652L (de) |
PL (1) | PL292013A1 (de) |
WO (1) | WO1991010192A1 (de) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1993007565A1 (en) * | 1991-10-01 | 1993-04-15 | Motorola, Inc. | Memory write protection method and apparatus |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4493031A (en) * | 1982-08-25 | 1985-01-08 | At&T Bell Laboratories | Memory write protection using timers |
WO1985000719A1 (en) * | 1983-07-19 | 1985-02-14 | Robert Bosch Gmbh | Method and device for protecting data entered in a ram memory by means of a keyboard |
US4796235A (en) * | 1987-07-22 | 1989-01-03 | Motorola, Inc. | Write protect mechanism for non-volatile memory |
-
1990
- 1990-01-05 FI FI900063A patent/FI86922C/fi active IP Right Grant
-
1991
- 1991-01-02 EP EP91901421A patent/EP0507811A1/de not_active Ceased
- 1991-01-02 JP JP3501832A patent/JPH05502957A/ja active Pending
- 1991-01-02 PL PL29201391A patent/PL292013A1/xx unknown
- 1991-01-02 WO PCT/FI1991/000005 patent/WO1991010192A1/en not_active Application Discontinuation
- 1991-01-02 CA CA002070986A patent/CA2070986A1/en not_active Abandoned
- 1991-01-02 HU HU9202106A patent/HU207593B/hu not_active IP Right Cessation
- 1991-01-02 AU AU69738/91A patent/AU640442B2/en not_active Ceased
-
1992
- 1992-07-03 NO NO92922652A patent/NO922652L/no unknown
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4493031A (en) * | 1982-08-25 | 1985-01-08 | At&T Bell Laboratories | Memory write protection using timers |
WO1985000719A1 (en) * | 1983-07-19 | 1985-02-14 | Robert Bosch Gmbh | Method and device for protecting data entered in a ram memory by means of a keyboard |
US4796235A (en) * | 1987-07-22 | 1989-01-03 | Motorola, Inc. | Write protect mechanism for non-volatile memory |
Also Published As
Publication number | Publication date |
---|---|
FI900063A (fi) | 1991-07-06 |
CA2070986A1 (en) | 1991-07-06 |
NO922652D0 (no) | 1992-07-03 |
FI900063A0 (fi) | 1990-01-05 |
EP0507811A1 (de) | 1992-10-14 |
AU6973891A (en) | 1991-07-24 |
HU9202106D0 (en) | 1992-10-28 |
PL292013A1 (en) | 1992-03-23 |
JPH05502957A (ja) | 1993-05-20 |
NO922652L (no) | 1992-07-03 |
HUT61109A (en) | 1992-11-30 |
FI86922C (fi) | 1992-10-26 |
HU207593B (en) | 1993-04-28 |
FI86922B (fi) | 1992-07-15 |
WO1991010192A1 (en) | 1991-07-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4612640A (en) | Error checking and correction circuitry for use with an electrically-programmable and electrically-erasable memory array | |
US5159671A (en) | Data transfer unit for small computer system with simultaneous transfer to two memories and error detection and rewrite to substitute address | |
US5793774A (en) | Flash memory controlling system | |
US5778440A (en) | Floating gate memory device and method for terminating a program load cycle upon detecting a predetermined address/data pattern | |
US5353256A (en) | Block specific status information in a memory device | |
EP0910826B1 (de) | Fehlerbehandlung für block-löschbares speichersystem | |
US5592641A (en) | Method and device for selectively locking write access to blocks in a memory array using write protect inputs and block enabled status | |
EP0420994B1 (de) | Speicherpatrone | |
EP0845144B1 (de) | Verfahren und system zum ausfallgesicherten programmieren eines nichtflüchtigen speichers | |
US4603406A (en) | Power backed-up dual memory system | |
US5226006A (en) | Write protection circuit for use with an electrically alterable non-volatile memory card | |
EP0398545A1 (de) | Verfahren und Vorrichtung zur Datenspeicherung in einem nichtflüchtigen Speicher | |
EP0990987B1 (de) | Elektrische Vorrichtung mit integriertem Flashspeicher | |
JP3376306B2 (ja) | データ処理装置、そのデータ処理方法 | |
US5765002A (en) | Method and apparatus for minimizing power consumption in a microprocessor controlled storage device | |
AU640442B2 (en) | Method and apparatus for controlling writing to memory | |
JPH0822422A (ja) | メモリ装置 | |
JPS60117340A (ja) | 故障護機能を備えた電子システム | |
JPH0778231A (ja) | メモリカード | |
JPS6217299B2 (de) | ||
JP3028567B2 (ja) | Eeprom内蔵マイクロコンピュータ | |
JP3190421B2 (ja) | Icメモリカードシステム | |
JP2001014872A (ja) | 不揮発性半導体メモリ誤書き込み防止方式 | |
JPS597152B2 (ja) | 磁気バブル記憶装置 | |
JP2002367379A (ja) | 不揮発性半導体記憶装置 |