JPH05502957A - メモリ書き込み制御方法及び装置 - Google Patents
メモリ書き込み制御方法及び装置Info
- Publication number
- JPH05502957A JPH05502957A JP3501832A JP50183291A JPH05502957A JP H05502957 A JPH05502957 A JP H05502957A JP 3501832 A JP3501832 A JP 3501832A JP 50183291 A JP50183291 A JP 50183291A JP H05502957 A JPH05502957 A JP H05502957A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- memory write
- key code
- writing
- control device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/20—Address safety or protection circuits, i.e. arrangements for preventing unauthorized or accidental access
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/14—Protection against unauthorised use of memory or access to memory
- G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
- G06F12/1425—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block
- G06F12/1433—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block for a module or a part of a module
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/24—Memory cell safety or protection circuits, e.g. arrangements for preventing inadvertent reading or writing; Status cells; Test cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
- G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
- G06F11/0757—Error or fault detection not based on redundancy by exceeding limits by exceeding a time limit, i.e. time-out, e.g. watchdogs
Landscapes
- Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Theoretical Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Storage Device Security (AREA)
- Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FI900063 | 1990-01-05 | ||
FI900063A FI86922C (fi) | 1990-01-05 | 1990-01-05 | Foerfarande och anordning foer kontrollering av inskrivning i ett minne |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH05502957A true JPH05502957A (ja) | 1993-05-20 |
Family
ID=8529649
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3501832A Pending JPH05502957A (ja) | 1990-01-05 | 1991-01-02 | メモリ書き込み制御方法及び装置 |
Country Status (9)
Country | Link |
---|---|
EP (1) | EP0507811A1 (de) |
JP (1) | JPH05502957A (de) |
AU (1) | AU640442B2 (de) |
CA (1) | CA2070986A1 (de) |
FI (1) | FI86922C (de) |
HU (1) | HU207593B (de) |
NO (1) | NO922652D0 (de) |
PL (1) | PL292013A1 (de) |
WO (1) | WO1991010192A1 (de) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1993007565A1 (en) * | 1991-10-01 | 1993-04-15 | Motorola, Inc. | Memory write protection method and apparatus |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4493031A (en) * | 1982-08-25 | 1985-01-08 | At&T Bell Laboratories | Memory write protection using timers |
DE3325887A1 (de) * | 1983-07-19 | 1985-01-31 | Bosch Gmbh Robert | Verfahren und vorrichtung zum schutz der mittels einer tastatur in einen ram-speicher eingegebenen informationen |
US4796235A (en) * | 1987-07-22 | 1989-01-03 | Motorola, Inc. | Write protect mechanism for non-volatile memory |
-
1990
- 1990-01-05 FI FI900063A patent/FI86922C/fi active IP Right Grant
-
1991
- 1991-01-02 WO PCT/FI1991/000005 patent/WO1991010192A1/en not_active Application Discontinuation
- 1991-01-02 PL PL29201391A patent/PL292013A1/xx unknown
- 1991-01-02 JP JP3501832A patent/JPH05502957A/ja active Pending
- 1991-01-02 CA CA002070986A patent/CA2070986A1/en not_active Abandoned
- 1991-01-02 EP EP91901421A patent/EP0507811A1/de not_active Ceased
- 1991-01-02 AU AU69738/91A patent/AU640442B2/en not_active Ceased
- 1991-01-02 HU HU9202106A patent/HU207593B/hu not_active IP Right Cessation
-
1992
- 1992-07-03 NO NO922652A patent/NO922652D0/no unknown
Also Published As
Publication number | Publication date |
---|---|
HU207593B (en) | 1993-04-28 |
FI900063A0 (fi) | 1990-01-05 |
CA2070986A1 (en) | 1991-07-06 |
AU6973891A (en) | 1991-07-24 |
PL292013A1 (en) | 1992-03-23 |
EP0507811A1 (de) | 1992-10-14 |
FI86922B (fi) | 1992-07-15 |
FI900063A (fi) | 1991-07-06 |
WO1991010192A1 (en) | 1991-07-11 |
AU640442B2 (en) | 1993-08-26 |
NO922652L (no) | 1992-07-03 |
NO922652D0 (no) | 1992-07-03 |
HUT61109A (en) | 1992-11-30 |
FI86922C (fi) | 1992-10-26 |
HU9202106D0 (en) | 1992-10-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5159671A (en) | Data transfer unit for small computer system with simultaneous transfer to two memories and error detection and rewrite to substitute address | |
US4603406A (en) | Power backed-up dual memory system | |
US7724643B2 (en) | Recovery of duplex data system after power failure | |
PL173398B1 (pl) | Sposób zapisu danych do pamięci nieulotnej w urządzeniu stanowiącym układ scalony oraz urządzenie stanowiące układ scalony | |
JP2012128643A (ja) | メモリシステム | |
NO315959B1 (no) | Fremgangsmåter til lagring av data i et ikke-flyktig minne | |
US5226006A (en) | Write protection circuit for use with an electrically alterable non-volatile memory card | |
JP2000099405A (ja) | フラッシュメモリを有する電子機器 | |
JP3376306B2 (ja) | データ処理装置、そのデータ処理方法 | |
JPH02297770A (ja) | 光ディスク装置 | |
JP2002062956A (ja) | 停電処理方法及び停電処理装置 | |
JPH05502957A (ja) | メモリ書き込み制御方法及び装置 | |
JP3070512B2 (ja) | メモリシステムの初期化診断方法 | |
US5204964A (en) | Method and apparatus for resetting a memory upon power recovery | |
EP0858631B1 (de) | Datensicherungskopie zu einem bandgerät mit einem cachespeicher | |
JPH0778231A (ja) | メモリカード | |
JPH10161942A (ja) | 情報記憶方法及び情報記憶装置及び情報処理装置 | |
JPH09212424A (ja) | ディスクキャッシュ及びディスクキャッシュ方法 | |
CN100524239C (zh) | 储存装置的数据保护方法 | |
JP2006318105A (ja) | 監視システム | |
JPH07319637A (ja) | ディスク装置の制御装置およびディスク装置の制御方 法 | |
JP2713317B2 (ja) | ディスク装置における電源瞬断時の書き込みデータ保護方式 | |
WO2024009064A1 (en) | Data erasure system | |
JP3196094B2 (ja) | メモリ監視装置 | |
JPH05108493A (ja) | メモリ制御方式 |