FI86922C - Foerfarande och anordning foer kontrollering av inskrivning i ett minne - Google Patents

Foerfarande och anordning foer kontrollering av inskrivning i ett minne Download PDF

Info

Publication number
FI86922C
FI86922C FI900063A FI900063A FI86922C FI 86922 C FI86922 C FI 86922C FI 900063 A FI900063 A FI 900063A FI 900063 A FI900063 A FI 900063A FI 86922 C FI86922 C FI 86922C
Authority
FI
Finland
Prior art keywords
memory
key code
writing
write operation
time limit
Prior art date
Application number
FI900063A
Other languages
English (en)
Finnish (fi)
Swedish (sv)
Other versions
FI86922B (fi
FI900063A0 (fi
FI900063A (fi
Inventor
Jouko Laatikainen
Original Assignee
Raha Automaattiyhdistys
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Raha Automaattiyhdistys filed Critical Raha Automaattiyhdistys
Publication of FI900063A0 publication Critical patent/FI900063A0/fi
Priority to FI900063A priority Critical patent/FI86922C/fi
Priority to CA002070986A priority patent/CA2070986A1/en
Priority to HU9202106A priority patent/HU207593B/hu
Priority to PCT/FI1991/000005 priority patent/WO1991010192A1/en
Priority to PL29201391A priority patent/PL292013A1/xx
Priority to EP91901421A priority patent/EP0507811A1/de
Priority to JP3501832A priority patent/JPH05502957A/ja
Priority to AU69738/91A priority patent/AU640442B2/en
Publication of FI900063A publication Critical patent/FI900063A/fi
Priority to NO922652A priority patent/NO922652D0/no
Publication of FI86922B publication Critical patent/FI86922B/fi
Application granted granted Critical
Publication of FI86922C publication Critical patent/FI86922C/fi

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/20Address safety or protection circuits, i.e. arrangements for preventing unauthorized or accidental access
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14Protection against unauthorised use of memory or access to memory
    • G06F12/1416Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/1425Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block
    • G06F12/1433Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block for a module or a part of a module
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/24Memory cell safety or protection circuits, e.g. arrangements for preventing inadvertent reading or writing; Status cells; Test cells
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/18Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751Error or fault detection not based on redundancy
    • G06F11/0754Error or fault detection not based on redundancy by exceeding limits
    • G06F11/0757Error or fault detection not based on redundancy by exceeding limits by exceeding a time limit, i.e. time-out, e.g. watchdogs

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Storage Device Security (AREA)
  • Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
FI900063A 1990-01-05 1990-01-05 Foerfarande och anordning foer kontrollering av inskrivning i ett minne FI86922C (fi)

Priority Applications (9)

Application Number Priority Date Filing Date Title
FI900063A FI86922C (fi) 1990-01-05 1990-01-05 Foerfarande och anordning foer kontrollering av inskrivning i ett minne
PL29201391A PL292013A1 (en) 1990-01-05 1991-01-02 Method and device for controlling memory entry
HU9202106A HU207593B (en) 1990-01-05 1991-01-02 Method and device for controlling storage
PCT/FI1991/000005 WO1991010192A1 (en) 1990-01-05 1991-01-02 Method and apparatus for controlling writing to memory
CA002070986A CA2070986A1 (en) 1990-01-05 1991-01-02 Method and apparatus for controlling writing to memory
EP91901421A EP0507811A1 (de) 1990-01-05 1991-01-02 Verfahren und vorrichtung zur speichereinschreibsteuerung
JP3501832A JPH05502957A (ja) 1990-01-05 1991-01-02 メモリ書き込み制御方法及び装置
AU69738/91A AU640442B2 (en) 1990-01-05 1991-01-02 Method and apparatus for controlling writing to memory
NO922652A NO922652D0 (no) 1990-01-05 1992-07-03 Fremgangsmaate og apparat til kontroll av skriving til et dataminne

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI900063A FI86922C (fi) 1990-01-05 1990-01-05 Foerfarande och anordning foer kontrollering av inskrivning i ett minne
FI900063 1990-01-05

Publications (4)

Publication Number Publication Date
FI900063A0 FI900063A0 (fi) 1990-01-05
FI900063A FI900063A (fi) 1991-07-06
FI86922B FI86922B (fi) 1992-07-15
FI86922C true FI86922C (fi) 1992-10-26

Family

ID=8529649

Family Applications (1)

Application Number Title Priority Date Filing Date
FI900063A FI86922C (fi) 1990-01-05 1990-01-05 Foerfarande och anordning foer kontrollering av inskrivning i ett minne

Country Status (9)

Country Link
EP (1) EP0507811A1 (de)
JP (1) JPH05502957A (de)
AU (1) AU640442B2 (de)
CA (1) CA2070986A1 (de)
FI (1) FI86922C (de)
HU (1) HU207593B (de)
NO (1) NO922652D0 (de)
PL (1) PL292013A1 (de)
WO (1) WO1991010192A1 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1993007565A1 (en) * 1991-10-01 1993-04-15 Motorola, Inc. Memory write protection method and apparatus

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4493031A (en) * 1982-08-25 1985-01-08 At&T Bell Laboratories Memory write protection using timers
DE3325887A1 (de) * 1983-07-19 1985-01-31 Bosch Gmbh Robert Verfahren und vorrichtung zum schutz der mittels einer tastatur in einen ram-speicher eingegebenen informationen
US4796235A (en) * 1987-07-22 1989-01-03 Motorola, Inc. Write protect mechanism for non-volatile memory

Also Published As

Publication number Publication date
FI86922B (fi) 1992-07-15
WO1991010192A1 (en) 1991-07-11
JPH05502957A (ja) 1993-05-20
FI900063A0 (fi) 1990-01-05
AU640442B2 (en) 1993-08-26
EP0507811A1 (de) 1992-10-14
AU6973891A (en) 1991-07-24
FI900063A (fi) 1991-07-06
HU9202106D0 (en) 1992-10-28
PL292013A1 (en) 1992-03-23
HUT61109A (en) 1992-11-30
NO922652L (no) 1992-07-03
NO922652D0 (no) 1992-07-03
CA2070986A1 (en) 1991-07-06
HU207593B (en) 1993-04-28

Similar Documents

Publication Publication Date Title
US4612640A (en) Error checking and correction circuitry for use with an electrically-programmable and electrically-erasable memory array
US4332009A (en) Memory protection system
KR910001382B1 (ko) 프로그램가능 논리어레이용 안전 휴즈회로 및 그의 프로그래밍 보장방법
US5375246A (en) Back-up power supply apparatus for protection of stored data
KR100255568B1 (ko) 재기록이 가능한 불휘발성 메모리를 갖는 마이크로컴퓨터
US5226006A (en) Write protection circuit for use with an electrically alterable non-volatile memory card
KR100377608B1 (ko) 데이터 처리장치 및 데이터 처리방법
US7657795B2 (en) Method and apparatus for writing to a target memory page of a memory
US4897819A (en) Memory protection circuit
JP3578175B2 (ja) メモリワードの管理回路
FI86922C (fi) Foerfarande och anordning foer kontrollering av inskrivning i ett minne
US7027350B2 (en) Device and method for partial read-protection of a non-volatile storage
RU2189082C2 (ru) Схемное устройство с некоторым числом электронных схемных компонентов
US4656631A (en) Process and circuit arrangement for checking a program in data processing units
JP2005259291A (ja) 不揮発性半導体記憶装置
US5212694A (en) Improper writing prevention circuit and a memory device and a data processing device which include the circuit
JP2699640B2 (ja) 放射線認識回路を用いた電子回路
KR830002883B1 (ko) 마이크로 프로그램 제어장치
JPS62251833A (ja) 計算機システム
KR970003318B1 (ko) 데이터 기록제어 수단
JPH0954710A (ja) Icカード
JPS62266602A (ja) システムパラメ−タの設定ガ−ド装置
JP2001014872A (ja) 不揮発性半導体メモリ誤書き込み防止方式
JPH0512892A (ja) 不揮発性メモリ装置
JPH11232175A (ja) マイクロコンピュータ

Legal Events

Date Code Title Description
FG Patent granted

Owner name: RAHA-AUTOMAATTIYHDISTYS