ATE400892T1 - Herstellungsverfahren für cmos-halbleiter- bauelemente mit wählbaren gatedicken - Google Patents
Herstellungsverfahren für cmos-halbleiter- bauelemente mit wählbaren gatedickenInfo
- Publication number
- ATE400892T1 ATE400892T1 AT01204564T AT01204564T ATE400892T1 AT E400892 T1 ATE400892 T1 AT E400892T1 AT 01204564 T AT01204564 T AT 01204564T AT 01204564 T AT01204564 T AT 01204564T AT E400892 T1 ATE400892 T1 AT E400892T1
- Authority
- AT
- Austria
- Prior art keywords
- layer
- production process
- thickness
- semiconductor components
- cmos semiconductor
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000004065 semiconductor Substances 0.000 title 1
- 238000000034 method Methods 0.000 abstract 3
- 238000000059 patterning Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/82385—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different shapes, lengths or dimensions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3215—Doping the layers
- H01L21/32155—Doping polycristalline - or amorphous silicon layers
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP01204564A EP1315200B1 (de) | 2001-11-26 | 2001-11-26 | Herstellungsverfahren für CMOS-Halbleiter-Bauelemente mit wählbaren Gatedicken |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE400892T1 true ATE400892T1 (de) | 2008-07-15 |
Family
ID=8181311
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT01204564T ATE400892T1 (de) | 2001-11-26 | 2001-11-26 | Herstellungsverfahren für cmos-halbleiter- bauelemente mit wählbaren gatedicken |
Country Status (5)
Country | Link |
---|---|
US (1) | US6855605B2 (de) |
EP (1) | EP1315200B1 (de) |
JP (1) | JP4751004B2 (de) |
AT (1) | ATE400892T1 (de) |
DE (1) | DE60134753D1 (de) |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100598038B1 (ko) * | 2004-02-25 | 2006-07-07 | 삼성전자주식회사 | 다층 반사 방지막을 포함하는 고체 촬상 소자 및 그 다층반사 방지막의 제조 방법 |
US8178902B2 (en) | 2004-06-17 | 2012-05-15 | Infineon Technologies Ag | CMOS transistor with dual high-k gate dielectric and method of manufacture thereof |
US8399934B2 (en) * | 2004-12-20 | 2013-03-19 | Infineon Technologies Ag | Transistor device |
US7176090B2 (en) * | 2004-09-07 | 2007-02-13 | Intel Corporation | Method for making a semiconductor device that includes a metal gate electrode |
KR100594324B1 (ko) * | 2005-02-19 | 2006-06-30 | 삼성전자주식회사 | 반도체 소자의 듀얼 폴리실리콘 게이트 형성방법 |
US7361538B2 (en) * | 2005-04-14 | 2008-04-22 | Infineon Technologies Ag | Transistors and methods of manufacture thereof |
US20070052037A1 (en) * | 2005-09-02 | 2007-03-08 | Hongfa Luan | Semiconductor devices and methods of manufacture thereof |
US8188551B2 (en) | 2005-09-30 | 2012-05-29 | Infineon Technologies Ag | Semiconductor devices and methods of manufacture thereof |
US20070052036A1 (en) * | 2005-09-02 | 2007-03-08 | Hongfa Luan | Transistors and methods of manufacture thereof |
JP2007096060A (ja) * | 2005-09-29 | 2007-04-12 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
US7510943B2 (en) * | 2005-12-16 | 2009-03-31 | Infineon Technologies Ag | Semiconductor devices and methods of manufacture thereof |
US20080237751A1 (en) * | 2007-03-30 | 2008-10-02 | Uday Shah | CMOS Structure and method of manufacturing same |
TW200842318A (en) * | 2007-04-24 | 2008-11-01 | Nanya Technology Corp | Method for measuring thin film thickness |
JP2009027083A (ja) * | 2007-07-23 | 2009-02-05 | Toshiba Corp | 半導体装置及びその製造方法 |
KR100898220B1 (ko) * | 2007-09-07 | 2009-05-18 | 주식회사 동부하이텍 | 반도체 소자 및 그 제조방법 |
KR20100082574A (ko) * | 2009-01-09 | 2010-07-19 | 삼성전자주식회사 | 씨모스 트랜지스터의 제조 방법 |
CN102074582B (zh) * | 2009-11-20 | 2013-06-12 | 台湾积体电路制造股份有限公司 | 集成电路结构及其形成方法 |
US8993451B2 (en) * | 2011-04-15 | 2015-03-31 | Freescale Semiconductor, Inc. | Etching trenches in a substrate |
CN102881591B (zh) * | 2011-07-15 | 2015-12-16 | 中芯国际集成电路制造(北京)有限公司 | 半导体器件的制造方法 |
CN102881592B (zh) * | 2011-07-15 | 2015-08-26 | 中芯国际集成电路制造(北京)有限公司 | 半导体器件的制造方法 |
US10283616B2 (en) * | 2016-08-30 | 2019-05-07 | United Microelectronics Corp. | Fabricating method of semiconductor structure |
US11646353B1 (en) * | 2021-12-27 | 2023-05-09 | Nanya Technology Corporation | Semiconductor device structure |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4057895A (en) * | 1976-09-20 | 1977-11-15 | General Electric Company | Method of forming sloped members of N-type polycrystalline silicon |
US5021354A (en) * | 1989-12-04 | 1991-06-04 | Motorola, Inc. | Process for manufacturing a semiconductor device |
JP2924763B2 (ja) * | 1996-02-28 | 1999-07-26 | 日本電気株式会社 | 半導体装置の製造方法 |
US6171897B1 (en) * | 1997-03-28 | 2001-01-09 | Sharp Kabushiki Kaisha | Method for manufacturing CMOS semiconductor device |
US6080629A (en) * | 1997-04-21 | 2000-06-27 | Advanced Micro Devices, Inc. | Ion implantation into a gate electrode layer using an implant profile displacement layer |
JP3077630B2 (ja) * | 1997-06-05 | 2000-08-14 | 日本電気株式会社 | 半導体装置およびその製造方法 |
US5963803A (en) * | 1998-02-02 | 1999-10-05 | Advanced Micro Devices, Inc. | Method of making N-channel and P-channel IGFETs with different gate thicknesses and spacer widths |
JP2000058868A (ja) * | 1998-08-07 | 2000-02-25 | Mitsubishi Electric Corp | 半導体装置 |
JP4245692B2 (ja) * | 1998-08-11 | 2009-03-25 | シャープ株式会社 | デュアルゲートcmos型半導体装置およびその製造方法 |
JP3257533B2 (ja) * | 1999-01-25 | 2002-02-18 | 日本電気株式会社 | 無機反射防止膜を使った配線形成方法 |
JP3348071B2 (ja) * | 1999-04-20 | 2002-11-20 | 松下電器産業株式会社 | 半導体装置の製造方法 |
US6294460B1 (en) * | 2000-05-31 | 2001-09-25 | Advanced Micro Devices, Inc. | Semiconductor manufacturing method using a high extinction coefficient dielectric photomask |
-
2001
- 2001-11-26 AT AT01204564T patent/ATE400892T1/de not_active IP Right Cessation
- 2001-11-26 EP EP01204564A patent/EP1315200B1/de not_active Expired - Lifetime
- 2001-11-26 DE DE60134753T patent/DE60134753D1/de not_active Expired - Lifetime
-
2002
- 2002-10-25 JP JP2002310793A patent/JP4751004B2/ja not_active Expired - Lifetime
- 2002-10-30 US US10/286,427 patent/US6855605B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP1315200A1 (de) | 2003-05-28 |
US6855605B2 (en) | 2005-02-15 |
DE60134753D1 (de) | 2008-08-21 |
JP4751004B2 (ja) | 2011-08-17 |
US20030099766A1 (en) | 2003-05-29 |
EP1315200B1 (de) | 2008-07-09 |
JP2003197557A (ja) | 2003-07-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE400892T1 (de) | Herstellungsverfahren für cmos-halbleiter- bauelemente mit wählbaren gatedicken | |
WO2005091795A3 (en) | Method of making a semiconductor device, and semiconductor device made thereby | |
DE69133183D1 (de) | Silizium auf porösen silizium, verfahren zur herstellung und produkt | |
ATE380391T1 (de) | Herstellungsverfahren für soi- halbleiterbauelemente | |
ATE468611T1 (de) | Einzelelektrontransistoren und verfahren zur herstellung | |
ATE525757T1 (de) | Organischer feldeffekttransistor mit organischem dielektrikum | |
ATE456964T1 (de) | Medizinische vorrichtungen mit nano-materialien | |
WO2005039868A3 (de) | Strukturierung von elektrischen funktionsschichten mittels einer transferfolie und strukturierung des klebers | |
DE602004025135D1 (de) | Ellungsverfahren | |
DE60141225D1 (de) | Verfahren zur herstellung einer dünnfilmtransistorstruktur | |
WO2004095527A3 (en) | Method for fabricating dual-metal gate device | |
WO2008042528A3 (en) | Uv-assisted dielectric formation for devices with strained germanium-containing layers | |
DE60128489D1 (de) | Von hinten beleuchtete bildaufnahmevorrichtung mit erhöhter empfindlichkeit vom uv bis nah-ir-bereich | |
HK1055835A1 (en) | Thin film piezoelectric element and its manufacturing method, and actuator unit using same | |
DE602004006290D1 (de) | Elektrolumineszente vorrichtungen und verfahren | |
ATE465516T1 (de) | Verfahren und vorrichtung zur herstellung von cmos-feldeffekttransistoren | |
EP0899782A3 (de) | Verfahren zur Herstellung eines Feldeffekttransistors | |
DE68918158D1 (de) | Diamanttransistor und Verfahren zu seiner Herstellung. | |
ATE434831T1 (de) | Herstellungsverfahren für halbleiterbauelement | |
DE3585115D1 (de) | Verfahren zur herstellung und einstellung von eingegrabenen schichten. | |
MY122247A (en) | Punched adhesive tape for semiconductor, method of manufacturing lead frame with the adhesive tape, lead frame with the adhesive tape, and semiconductor device comprising the lead frame. | |
WO2003069741A3 (en) | Method of manufacturing an optical device by means of a replication method | |
TW200641999A (en) | Method for fabricating semiconductor device | |
WO2004047194A3 (de) | Organisches elektronisches bauelement mit gleichem organischem material für zumindest zwei funktionsschichten | |
ATE281308T1 (de) | Verfahren und vorrichtung zur herstellung eines schichtelementes |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |