ATE344499T1 - Interpolator mit variablem modul und variabler frequenzsynthesizer mit dem interpolator mit variablem modul - Google Patents
Interpolator mit variablem modul und variabler frequenzsynthesizer mit dem interpolator mit variablem modulInfo
- Publication number
- ATE344499T1 ATE344499T1 AT02739914T AT02739914T ATE344499T1 AT E344499 T1 ATE344499 T1 AT E344499T1 AT 02739914 T AT02739914 T AT 02739914T AT 02739914 T AT02739914 T AT 02739914T AT E344499 T1 ATE344499 T1 AT E344499T1
- Authority
- AT
- Austria
- Prior art keywords
- sigma
- delta
- stage
- variable
- quantiser
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
- H03M7/3002—Conversion to or from differential modulation
- H03M7/3004—Digital delta-sigma modulation
- H03M7/3015—Structural details of digital delta-sigma modulators
- H03M7/302—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution
- H03M7/3022—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having multiple quantisers arranged in cascaded loops, each of the second and further loops processing the quantisation error of the loop preceding it, i.e. multiple stage noise shaping [MASH] type
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/17—Function evaluation by approximation methods, e.g. inter- or extrapolation, smoothing, least mean square method
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
- H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Data Mining & Analysis (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Optimization (AREA)
- Mathematical Analysis (AREA)
- Mathematical Physics (AREA)
- Computational Mathematics (AREA)
- Algebra (AREA)
- Databases & Information Systems (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Circuits Of Receivers In General (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US29886201P | 2001-06-15 | 2001-06-15 |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE344499T1 true ATE344499T1 (de) | 2006-11-15 |
Family
ID=23152284
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT02739914T ATE344499T1 (de) | 2001-06-15 | 2002-06-14 | Interpolator mit variablem modul und variabler frequenzsynthesizer mit dem interpolator mit variablem modul |
Country Status (7)
Country | Link |
---|---|
US (2) | US6927716B2 (de) |
EP (1) | EP1397772B1 (de) |
JP (1) | JP2004522361A (de) |
CN (1) | CN1465029A (de) |
AT (1) | ATE344499T1 (de) |
DE (1) | DE60215806T2 (de) |
WO (1) | WO2002103609A1 (de) |
Families Citing this family (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2003039002A2 (en) * | 2001-10-31 | 2003-05-08 | Sirf Technologies, Inc. | Fractional-r- frequency synthesizer |
US7231010B2 (en) * | 2002-07-18 | 2007-06-12 | Mstar Semiconductor, Inc. | Digital frequency synthesizer based PLL |
US7545865B2 (en) * | 2002-12-03 | 2009-06-09 | M/A-Com, Inc. | Apparatus, methods and articles of manufacture for wideband signal processing |
US7024171B2 (en) * | 2003-02-25 | 2006-04-04 | Icom America, Incorporated | Fractional-N frequency synthesizer with cascaded sigma-delta converters |
US8019035B2 (en) | 2003-08-05 | 2011-09-13 | Stmicroelectronics Nv | Noise shaped interpolator and decimator apparatus and method |
DE102004006995B4 (de) * | 2004-02-12 | 2007-05-31 | Infineon Technologies Ag | Digitaler Phasenregelkreis für Sub-µ-Technologien |
US7035369B2 (en) * | 2004-05-12 | 2006-04-25 | Harris Corporation | Apparatus and method for a programmable clock generator |
JP4327666B2 (ja) * | 2004-06-23 | 2009-09-09 | 株式会社ルネサステクノロジ | 無線送信回路及びそれを用いた送受信機 |
JP2006033414A (ja) * | 2004-07-16 | 2006-02-02 | Yokogawa Electric Corp | 位相同期回路 |
TWI282218B (en) * | 2005-07-01 | 2007-06-01 | Realtek Semiconductor Corp | Method of generating spread spectrum and/or over-clock and its circuit thereof |
US20070061390A1 (en) * | 2005-09-09 | 2007-03-15 | Leo Bredehoft | Interpolator using splines generated from an integrator stack seeded at input sample points |
DE102006041892A1 (de) * | 2005-09-23 | 2007-04-19 | Samsung Electro-Mechanics Co., Ltd., Suwon | Verfahren zum Bestimmen eines Fractional-Teilerverhältnisses unter Verwendung eines Sigma-Delta-Modulators |
US7187313B1 (en) * | 2005-10-31 | 2007-03-06 | Mediatek Inc. | Fractional-N frequency synthesizer with sigma-delta modulator for variable reference frequencies |
US7680227B2 (en) * | 2006-03-02 | 2010-03-16 | Broadcom Corporation | Method and system for filter calibration using fractional-N frequency synthesized signals |
TWI351820B (en) | 2007-03-27 | 2011-11-01 | Mstar Semiconductor Inc | Clock generator, method for generating clock signa |
US7679540B2 (en) * | 2007-11-30 | 2010-03-16 | Infineon Technologies Ag | Double sampling DAC and integrator |
US7893736B2 (en) * | 2008-11-14 | 2011-02-22 | Analog Devices, Inc. | Multiple input PLL with hitless switchover between non-integer related input frequencies |
US7924072B2 (en) * | 2008-11-14 | 2011-04-12 | Analog Devices, Inc. | Exact frequency translation using dual cascaded sigma-delta modulator controlled phase lock loops |
US20100123488A1 (en) * | 2008-11-14 | 2010-05-20 | Analog Devices, Inc. | Digital pll with known noise source and known loop bandwidth |
US7924966B2 (en) * | 2008-11-21 | 2011-04-12 | Analog Devices, Inc. | Symmetry corrected high frequency digital divider |
US8193845B2 (en) * | 2010-07-06 | 2012-06-05 | Microchip Technology Incorporated | Binary-weighted delta-sigma fractional-N frequency synthesizer with digital-to-analog differentiators canceling quantization noise |
US8284085B2 (en) | 2010-10-06 | 2012-10-09 | Texas Instruments Incorporated | Pipelined continuous-time sigma delta modulator |
US8552772B2 (en) | 2011-01-06 | 2013-10-08 | Asahi Kasei Microdevices Corporation | Loop filter buffer with level shifter |
US8666011B1 (en) | 2011-04-20 | 2014-03-04 | Applied Micro Circuits Corporation | Jitter-attenuated clock using a gapped clock reference |
US8855258B1 (en) | 2011-04-20 | 2014-10-07 | Applied Micro Circuits Corporation | Transmitters and receivers using a jitter-attenuated clock derived from a gapped clock reference |
US8862648B2 (en) | 2011-05-24 | 2014-10-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fast filter calibration apparatus |
US8451067B2 (en) | 2011-06-08 | 2013-05-28 | Asahi Kasei Microdevices Corporation | Variable modulus modulator for fractional-N frequency synthesizers |
JP5606400B2 (ja) * | 2011-06-16 | 2014-10-15 | 株式会社東芝 | 信号生成回路、レーダー装置 |
US8847803B2 (en) * | 2011-09-09 | 2014-09-30 | Mstar Semiconductor, Inc. | Parallel multibit digital-to-digital sigma-delta modulation |
US8816724B2 (en) | 2011-12-16 | 2014-08-26 | University College Cork—National University of Ireland, Cork | Nested digital delta-sigma modulator |
DE102012212397B4 (de) | 2011-12-21 | 2024-02-29 | Apple Inc. | Schaltung und Verfahren |
US9077375B2 (en) * | 2011-12-21 | 2015-07-07 | Intel Mobile Communications GmbH | DTC system with high resolution phase alignment |
CN103944576B (zh) * | 2014-04-17 | 2017-03-01 | 深圳市欧克蓝科技有限公司 | 一种Sigma‑Delta调制器及一种用于Sigma‑Delta调制器的运算方法 |
EP2966778B1 (de) * | 2014-07-11 | 2016-11-09 | The Swatch Group Research and Development Ltd. | Digitaler Interpolator und Verfahren zur Interpolierung |
CN108141222B (zh) * | 2015-10-09 | 2021-08-06 | Tdk株式会社 | 用于麦克风的电子电路和麦克风 |
CN106899291A (zh) * | 2017-02-23 | 2017-06-27 | 广东轻工职业技术学院 | 一种基于mash结构的超高频rfid系统的频率综合器 |
CN107623523B (zh) * | 2017-09-13 | 2020-11-17 | 东南大学 | 一种基于总线分割的数字σδ调制器 |
CN108566200A (zh) * | 2018-04-27 | 2018-09-21 | 上海顺久电子科技有限公司 | 一种分频器控制器电路、锁相环及芯片 |
US11804847B2 (en) * | 2018-11-30 | 2023-10-31 | Ciena Corporation | Fractional frequency synthesis by sigma-delta modulating frequency of a reference clock |
CN111884655B (zh) * | 2020-07-27 | 2024-02-20 | 中国电子科技集团公司第三十六研究所 | 一种可变模小数变频的串行信号处理方法及装置 |
US11444635B2 (en) | 2020-10-02 | 2022-09-13 | Texas Instruments Incorporated | Delta sigma modulator |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4017849A (en) | 1975-08-28 | 1977-04-12 | Bell Telephone Laboratories, Incorporated | Apparatus for analog to digital conversion |
JPH0797749B2 (ja) | 1986-05-16 | 1995-10-18 | 沖電気工業株式会社 | アナログ・デイジタル変換器のデルタ・シグマ変調回路 |
JP2543095B2 (ja) | 1987-09-14 | 1996-10-16 | 松下電器産業株式会社 | オ―バ―サンプリング型d/a変換器 |
US4816774A (en) | 1988-06-03 | 1989-03-28 | Motorola, Inc. | Frequency synthesizer with spur compensation |
CA2003428C (en) | 1989-11-21 | 1999-12-14 | Thomas Atkin Denning Riley | Frequency synthesizer |
US4965531A (en) | 1989-11-22 | 1990-10-23 | Carleton University | Frequency synthesizers having dividing ratio controlled by sigma-delta modulator |
US5038117A (en) * | 1990-01-23 | 1991-08-06 | Hewlett-Packard Company | Multiple-modulator fractional-N divider |
JPH05505287A (ja) * | 1990-01-31 | 1993-08-05 | アナログ・ディバイセス・インコーポレーテッド | シグマデルタ変調器 |
JPH04371024A (ja) * | 1991-06-19 | 1992-12-24 | Sony Corp | Pll周波数シンセサイザ |
US5563535A (en) | 1994-11-29 | 1996-10-08 | Microunity Systems Engineering, Inc. | Direct digital frequency synthesizer using sigma-delta techniques |
US5648779A (en) | 1994-12-09 | 1997-07-15 | Advanced Micro Devices, Inc. | Sigma-delta modulator having reduced delay from input to output |
US5838270A (en) | 1995-01-12 | 1998-11-17 | Texas Instruments Incorporated | Second order and cascaded 2-1 oversampled modulators with improved dynamic range |
JP2914297B2 (ja) | 1996-05-29 | 1999-06-28 | 日本電気株式会社 | Pll周波数シンセサイザ |
US6002273A (en) * | 1998-10-05 | 1999-12-14 | Motorola, Inc. | Linear low noise phase-frequency detector |
JP3833405B2 (ja) | 1998-12-25 | 2006-10-11 | 松下電器産業株式会社 | Cpu異常監視方法及び装置 |
JP3364206B2 (ja) | 1999-12-13 | 2003-01-08 | 松下電器産業株式会社 | 周波数シンセサイザ装置、通信装置、周波数変調装置及び周波数変調方法 |
JP2002057732A (ja) | 2000-05-30 | 2002-02-22 | Matsushita Electric Ind Co Ltd | 送信回路装置 |
JP3878029B2 (ja) | 2001-02-22 | 2007-02-07 | 松下電器産業株式会社 | 送信回路装置 |
-
2002
- 2002-06-14 JP JP2003505855A patent/JP2004522361A/ja active Pending
- 2002-06-14 AT AT02739914T patent/ATE344499T1/de not_active IP Right Cessation
- 2002-06-14 WO PCT/US2002/019215 patent/WO2002103609A1/en active IP Right Grant
- 2002-06-14 US US10/172,323 patent/US6927716B2/en not_active Expired - Lifetime
- 2002-06-14 EP EP02739914A patent/EP1397772B1/de not_active Expired - Lifetime
- 2002-06-14 CN CN02802389.7A patent/CN1465029A/zh active Pending
- 2002-06-14 DE DE60215806T patent/DE60215806T2/de not_active Expired - Lifetime
-
2005
- 2005-06-10 US US11/149,866 patent/US7006024B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
WO2002103609A1 (en) | 2002-12-27 |
JP2004522361A (ja) | 2004-07-22 |
EP1397772A4 (de) | 2004-11-24 |
DE60215806T2 (de) | 2007-09-06 |
US7006024B2 (en) | 2006-02-28 |
US20030067405A1 (en) | 2003-04-10 |
US6927716B2 (en) | 2005-08-09 |
WO2002103609A9 (en) | 2003-02-13 |
CN1465029A (zh) | 2003-12-31 |
US20050231408A1 (en) | 2005-10-20 |
EP1397772A1 (de) | 2004-03-17 |
EP1397772B1 (de) | 2006-11-02 |
DE60215806D1 (de) | 2006-12-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60215806D1 (de) | Interpolator mit variablem modul und variabler frequenzsynthesizer mit dem interpolator mit variablem modul | |
Borkowski et al. | A practical/spl Delta/-/spl Sigma/modulator design method based on periodical behavior analysis | |
Kenny et al. | Design and realization of a digital/spl Delta//spl Sigma/modulator for fractional-n frequency synthesis | |
US7110486B2 (en) | Frequency synthesizer apparatus equipped with fraction part control circuit, communication apparatus, frequency modulator apparatus, and frequency modulating method | |
Kozak et al. | Rigorous analysis of delta-sigma modulators for fractional-N PLL frequency synthesis | |
Song et al. | Spur-free MASH delta-sigma modulation | |
US7024171B2 (en) | Fractional-N frequency synthesizer with cascaded sigma-delta converters | |
JP2004519917A (ja) | 改善されたノイズとスパー性能をもつσ−δn分周周波数分周器 | |
US20110285439A1 (en) | Digital to Frequency Synthesis Using Flying-Adder with Dithered Command Input | |
ATE408276T1 (de) | Digitaler delta-sigma-modulator in einem fraktional-n-frequenz-synthesizer | |
Kozak et al. | A pipelined noise shaping coder for fractional-N frequency synthesis | |
JP3364206B2 (ja) | 周波数シンセサイザ装置、通信装置、周波数変調装置及び周波数変調方法 | |
TWI520498B (zh) | 數位信號調變裝置、數位信號調變方法及內儲程式之電腦可讀取記錄媒體 | |
WO2003039002A3 (en) | Fractional-r- frequency synthesizer | |
US8897400B2 (en) | Suppression of interference in digital frequency synthesis, more particularly in a time reference of a navigation signal transmitting device | |
Kozak et al. | A pipelined all-digital delta-sigma modulator for fractional-N frequency synthesis | |
Moran et al. | Digital frequency synthesizer based on two coprime moduli DDS | |
Panah et al. | Design of a Digital Sigma Delta Modulator with Separate Pipeline Lines for Fractional Frequency Synthesizers. | |
Fitzgibbon et al. | A novel implementation of dithered digital delta-sigma modulators via bus-splitting | |
Ding et al. | A Low-Spur MASH Delta-Sigma Modulator With an Adaptive Length Extension Technique | |
Kodali et al. | FPGAs in software defined radio | |
Sadatnoori | A Fourth-order MASH DDSM for Accurate Fractional Frequency Synthesizers | |
Xu et al. | Comparative study of the MASH digital delta-sigma modulators | |
Fitzgibbon et al. | Hardware reduction in higher order MASH Digital Delta-Sigma Modulators via error masking | |
JPH05283937A (ja) | デジタル発振回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |