ATE321298T1 - Anordnungen und verfahren für eine plattensteuerungspeicher architektur - Google Patents

Anordnungen und verfahren für eine plattensteuerungspeicher architektur

Info

Publication number
ATE321298T1
ATE321298T1 AT00930436T AT00930436T ATE321298T1 AT E321298 T1 ATE321298 T1 AT E321298T1 AT 00930436 T AT00930436 T AT 00930436T AT 00930436 T AT00930436 T AT 00930436T AT E321298 T1 ATE321298 T1 AT E321298T1
Authority
AT
Austria
Prior art keywords
memory
storage device
methods
mass storage
arrangements
Prior art date
Application number
AT00930436T
Other languages
German (de)
English (en)
Inventor
William W Dennin
Theodore C White
Original Assignee
Qlogic Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/548,330 external-priority patent/US6401149B1/en
Priority claimed from US09/547,567 external-priority patent/US6330626B1/en
Application filed by Qlogic Corp filed Critical Qlogic Corp
Application granted granted Critical
Publication of ATE321298T1 publication Critical patent/ATE321298T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/061—Improving I/O performance
    • G06F3/0613—Improving I/O performance in relation to throughput
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0656—Data buffering arrangements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device
    • G06F3/0674—Disk device
    • G06F3/0676—Magnetic disk device

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Communication Control (AREA)
AT00930436T 1999-05-05 2000-05-05 Anordnungen und verfahren für eine plattensteuerungspeicher architektur ATE321298T1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13271299P 1999-05-05 1999-05-05
US09/548,330 US6401149B1 (en) 1999-05-05 2000-04-12 Methods for context switching within a disk controller
US09/547,567 US6330626B1 (en) 1999-05-05 2000-04-12 Systems and methods for a disk controller memory architecture

Publications (1)

Publication Number Publication Date
ATE321298T1 true ATE321298T1 (de) 2006-04-15

Family

ID=27384336

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00930436T ATE321298T1 (de) 1999-05-05 2000-05-05 Anordnungen und verfahren für eine plattensteuerungspeicher architektur

Country Status (8)

Country Link
EP (1) EP1188106B1 (enExample)
JP (1) JP4741735B2 (enExample)
KR (1) KR100638378B1 (enExample)
AT (1) ATE321298T1 (enExample)
AU (1) AU4825600A (enExample)
CA (1) CA2370596C (enExample)
DE (1) DE60026836T2 (enExample)
WO (1) WO2000067107A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030093751A1 (en) * 2001-11-09 2003-05-15 David Hohl System and method for fast cyclic redundancy calculation
CN100403727C (zh) * 2004-04-21 2008-07-16 华为技术有限公司 一种传递数据包编辑命令的装置及方法
US9201599B2 (en) 2004-07-19 2015-12-01 Marvell International Ltd. System and method for transmitting data in storage controllers
US20060015659A1 (en) * 2004-07-19 2006-01-19 Krantz Leon A System and method for transferring data using storage controllers
KR100621631B1 (ko) * 2005-01-11 2006-09-13 삼성전자주식회사 반도체 디스크 제어 장치
US8127089B1 (en) 2007-02-14 2012-02-28 Marvell International Ltd. Hard disk controller which coordinates transmission of buffered data with a host
JP4922442B2 (ja) * 2010-07-29 2012-04-25 株式会社東芝 バッファ管理装置、同装置を備えた記憶装置、及びバッファ管理方法
US10430210B2 (en) * 2014-12-30 2019-10-01 Micron Technology, Inc. Systems and devices for accessing a state machine

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5315708A (en) * 1990-02-28 1994-05-24 Micro Technology, Inc. Method and apparatus for transferring data through a staging memory
US6081849A (en) * 1996-10-01 2000-06-27 Lsi Logic Corporation Method and structure for switching multiple contexts in storage subsystem target device
US5890207A (en) * 1996-11-27 1999-03-30 Emc Corporation High performance integrated cached storage device

Also Published As

Publication number Publication date
KR100638378B1 (ko) 2006-10-25
CA2370596A1 (en) 2000-11-09
WO2000067107A1 (en) 2000-11-09
DE60026836T2 (de) 2006-09-21
CA2370596C (en) 2010-01-12
DE60026836D1 (de) 2006-05-11
EP1188106A1 (en) 2002-03-20
EP1188106B1 (en) 2006-03-22
AU4825600A (en) 2000-11-17
KR20020019437A (ko) 2002-03-12
JP2002543514A (ja) 2002-12-17
JP4741735B2 (ja) 2011-08-10

Similar Documents

Publication Publication Date Title
JP3598321B2 (ja) 異なる周波数で動作するバス間でやりとりされるバッファリングデータ
US7418537B2 (en) Deadlock avoidance in a bus fabric
AU2003232136A8 (en) Out of order dram sequencer
KR940015805A (ko) 온-칩 (on-chip) 메모리 디바이스를 액세스하기 위해 최적화된 중앙처리 유니트 (CPU) 코어의 버스 (BUS)
DE3782500D1 (de) Gemeinsam genutzte speicherschnittstelle fuer datenverarbeitungsanlage.
ATE321298T1 (de) Anordnungen und verfahren für eine plattensteuerungspeicher architektur
WO2006026017A3 (en) Memory system and method having uni-directional data buses
KR900005287A (ko) 데이타 제어 장치 및 그것을 사용하는 시스템
JPH10143651A5 (enExample)
TW366473B (en) IC card
EP1271543A3 (en) Method and system for fast memory access
US20060200597A1 (en) Method, system, and apparatus for memory controller utilization of an AMB write FIFO to improve FBD memory channel efficiency
KR100283187B1 (ko) 공통 메모리를 사용하는 시스템에서 공통 메모리 억세스장치 및 방법
JP3467188B2 (ja) 多重化バスの順序保証システム
KR960032662A (ko) 동기/비동기 버스 접속장치
KR940022285A (ko) 데이타처리시스템 및 그것에 사용되는 프로세서
KR940004578B1 (ko) 슬레이브 보드 제어장치
KR100336743B1 (ko) 데이터처리회로
KR960015242A (ko) 메모리 보드의 입, 출력 장치
KR100248339B1 (ko) 메모리장치용 중계회로
KR960025063A (ko) 메모리 데이타 출력제어회로
JPS5999522A (ja) 入出力制御方式
KR960018863A (ko) 화상출력장치 및 화상복호화 장치
JP2002073413A (ja) メモリアクセス装置
JPH08287001A (ja) 表示回路

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties