AU4825600A - Systems and methods for a disk controller memory architecture - Google Patents

Systems and methods for a disk controller memory architecture

Info

Publication number
AU4825600A
AU4825600A AU48256/00A AU4825600A AU4825600A AU 4825600 A AU4825600 A AU 4825600A AU 48256/00 A AU48256/00 A AU 48256/00A AU 4825600 A AU4825600 A AU 4825600A AU 4825600 A AU4825600 A AU 4825600A
Authority
AU
Australia
Prior art keywords
memory
storage device
systems
methods
mass storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU48256/00A
Other languages
English (en)
Inventor
William W. Dennin
Theodore C. White
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
QLogic LLC
Original Assignee
QLogic LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/548,330 external-priority patent/US6401149B1/en
Priority claimed from US09/547,567 external-priority patent/US6330626B1/en
Application filed by QLogic LLC filed Critical QLogic LLC
Publication of AU4825600A publication Critical patent/AU4825600A/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/061—Improving I/O performance
    • G06F3/0613—Improving I/O performance in relation to throughput
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0656—Data buffering arrangements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device
    • G06F3/0674—Disk device
    • G06F3/0676—Magnetic disk device

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Communication Control (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
AU48256/00A 1999-05-05 2000-05-05 Systems and methods for a disk controller memory architecture Abandoned AU4825600A (en)

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
US13271299P 1999-05-05 1999-05-05
US60132712 1999-05-05
US09548330 2000-04-12
US09547567 2000-04-12
US09/548,330 US6401149B1 (en) 1999-05-05 2000-04-12 Methods for context switching within a disk controller
US09/547,567 US6330626B1 (en) 1999-05-05 2000-04-12 Systems and methods for a disk controller memory architecture
PCT/US2000/012433 WO2000067107A1 (en) 1999-05-05 2000-05-05 Systems and methods for a disk controller memory architecture

Publications (1)

Publication Number Publication Date
AU4825600A true AU4825600A (en) 2000-11-17

Family

ID=27384336

Family Applications (1)

Application Number Title Priority Date Filing Date
AU48256/00A Abandoned AU4825600A (en) 1999-05-05 2000-05-05 Systems and methods for a disk controller memory architecture

Country Status (8)

Country Link
EP (1) EP1188106B1 (enExample)
JP (1) JP4741735B2 (enExample)
KR (1) KR100638378B1 (enExample)
AT (1) ATE321298T1 (enExample)
AU (1) AU4825600A (enExample)
CA (1) CA2370596C (enExample)
DE (1) DE60026836T2 (enExample)
WO (1) WO2000067107A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030093751A1 (en) * 2001-11-09 2003-05-15 David Hohl System and method for fast cyclic redundancy calculation
CN100403727C (zh) * 2004-04-21 2008-07-16 华为技术有限公司 一种传递数据包编辑命令的装置及方法
US9201599B2 (en) * 2004-07-19 2015-12-01 Marvell International Ltd. System and method for transmitting data in storage controllers
US20060015659A1 (en) * 2004-07-19 2006-01-19 Krantz Leon A System and method for transferring data using storage controllers
KR100621631B1 (ko) * 2005-01-11 2006-09-13 삼성전자주식회사 반도체 디스크 제어 장치
US8127089B1 (en) 2007-02-14 2012-02-28 Marvell International Ltd. Hard disk controller which coordinates transmission of buffered data with a host
JP4922442B2 (ja) * 2010-07-29 2012-04-25 株式会社東芝 バッファ管理装置、同装置を備えた記憶装置、及びバッファ管理方法
WO2016109570A1 (en) * 2014-12-30 2016-07-07 Micron Technology, Inc Systems and devices for accessing a state machine

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5315708A (en) * 1990-02-28 1994-05-24 Micro Technology, Inc. Method and apparatus for transferring data through a staging memory
US6081849A (en) * 1996-10-01 2000-06-27 Lsi Logic Corporation Method and structure for switching multiple contexts in storage subsystem target device
US5890207A (en) * 1996-11-27 1999-03-30 Emc Corporation High performance integrated cached storage device

Also Published As

Publication number Publication date
ATE321298T1 (de) 2006-04-15
KR100638378B1 (ko) 2006-10-25
EP1188106A1 (en) 2002-03-20
CA2370596C (en) 2010-01-12
EP1188106B1 (en) 2006-03-22
DE60026836T2 (de) 2006-09-21
DE60026836D1 (de) 2006-05-11
JP2002543514A (ja) 2002-12-17
CA2370596A1 (en) 2000-11-09
WO2000067107A1 (en) 2000-11-09
KR20020019437A (ko) 2002-03-12
JP4741735B2 (ja) 2011-08-10

Similar Documents

Publication Publication Date Title
US7418537B2 (en) Deadlock avoidance in a bus fabric
JP3598321B2 (ja) 異なる周波数で動作するバス間でやりとりされるバッファリングデータ
EP0897154A3 (en) Memory controller supporting dram circuits with different operating speeds
WO2002073619A3 (en) System latency levelization for read data
AU2003232136A1 (en) Out of order dram sequencer
WO2002078800A3 (en) Electronic game enhancement systems and methods
AU2003294679A1 (en) Read-write switching method for a memory controller
WO2004086177A3 (en) Direct data placement
ATE303632T1 (de) Datensteueranlage, elektronisches gerät und datenübertragungssteuerverfahren
EP0259050A3 (en) Multi-channel memory access circuit
AU4825600A (en) Systems and methods for a disk controller memory architecture
WO1999066411A3 (en) Minimal frame buffer manager for use in data storage devices
WO2006026017A3 (en) Memory system and method having uni-directional data buses
WO2000065436A3 (en) Computer system with graphics engine
JPH10143651A5 (enExample)
EP0814401A3 (en) Computer having a feature bus with buffers for external devices
CA2163850A1 (en) Bus Arbitration Between an Input/Output Device and a Processing Device Including a First-In First-Out Type Write-In Buffer
JPH1040215A (ja) Ｐｃｉバス・システム
AU4739690A (en) System for detecting overwriting of data in a buffer memory, particularly for a data switch
TW326512B (en) Pre-charging output peripheral for direct memory access operation
US6766403B2 (en) CPU system with high-speed peripheral LSI circuit
KR960032662A (ko) 동기/비동기 버스 접속장치
KR960025063A (ko) 메모리 데이타 출력제어회로
JPS57159335A (en) Terminal controlling system
JPS56105520A (en) Data transfer control unit

Legal Events

Date Code Title Description
MK6 Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase