WO2022215464A1 - 窒化物半導体ウェーハの製造方法 - Google Patents
窒化物半導体ウェーハの製造方法 Download PDFInfo
- Publication number
- WO2022215464A1 WO2022215464A1 PCT/JP2022/011764 JP2022011764W WO2022215464A1 WO 2022215464 A1 WO2022215464 A1 WO 2022215464A1 JP 2022011764 W JP2022011764 W JP 2022011764W WO 2022215464 A1 WO2022215464 A1 WO 2022215464A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- nitride semiconductor
- semiconductor wafer
- electron beam
- single crystal
- silicon single
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 84
- 150000004767 nitrides Chemical class 0.000 title claims abstract description 78
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 31
- 239000000758 substrate Substances 0.000 claims abstract description 54
- 238000010894 electron beam technology Methods 0.000 claims abstract description 44
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 39
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 39
- 239000010703 silicon Substances 0.000 claims abstract description 39
- 239000013078 crystal Substances 0.000 claims abstract description 38
- 238000000034 method Methods 0.000 claims abstract description 15
- 230000001678 irradiating effect Effects 0.000 claims description 18
- 235000012431 wafers Nutrition 0.000 description 34
- 239000010410 layer Substances 0.000 description 29
- 230000006866 deterioration Effects 0.000 description 9
- 239000002184 metal Substances 0.000 description 8
- 239000000969 carrier Substances 0.000 description 7
- 239000002019 doping agent Substances 0.000 description 7
- 230000007547 defect Effects 0.000 description 5
- 229910002704 AlGaN Inorganic materials 0.000 description 4
- 230000000052 comparative effect Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000005259 measurement Methods 0.000 description 3
- 239000012535 impurity Substances 0.000 description 2
- 230000002779 inactivation Effects 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 239000002994 raw material Substances 0.000 description 2
- 230000005533 two-dimensional electron gas Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 230000000415 inactivating effect Effects 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
- C30B25/18—Epitaxial-layer growth characterised by the substrate
- C30B25/183—Epitaxial-layer growth characterised by the substrate being provided with a buffer layer, e.g. a lattice matching layer
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/10—Inorganic compounds or compositions
- C30B29/40—AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
- C30B29/403—AIII-nitrides
- C30B29/406—Gallium nitride
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/60—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape characterised by shape
- C30B29/68—Crystals with laminate structure, e.g. "superlattices"
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B33/00—After-treatment of single crystals or homogeneous polycrystalline material with defined structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02455—Group 13/15 materials
- H01L21/02458—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02505—Layer structure consisting of more than two layers
- H01L21/02507—Alternating layers, e.g. superlattice
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/0254—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02658—Pretreatments
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
Definitions
- the present invention relates to a method for manufacturing a nitride semiconductor wafer, and more particularly to a method for manufacturing a nitride semiconductor wafer suitable for use in high frequency devices.
- High-frequency devices are being developed to integrate devices such as antennas, amplifiers, switches, and filters in order to reduce the size and cost.
- devices such as antennas, amplifiers, switches, and filters
- the materials used for the devices are diversified, such as silicon CMOS, devices using III-V group semiconductors and nitride semiconductors, and filters using piezoelectric materials. It is considered that silicon single crystal substrates, for which inexpensive large-diameter wafers are available, are suitable for substrates that serve as bases for these devices.
- harmonics are high-order frequency components that are integral multiples of the original frequency.
- the second harmonic has twice the frequency (half the wavelength) of the fundamental wave
- the second harmonic has three times the frequency (one-third the wavelength) of the fundamental wave. is defined as the third harmonic.
- a high-frequency circuit requires a substrate with low harmonics to avoid interference due to harmonics.
- Patent Document 1 a wide-gap bipolar semiconductor (SiC) for power applications is irradiated in advance with one of gamma rays, electron beams, and charged particle beams, and the carrier lifetime is adjusted to be within a predetermined range. , improving switching characteristics, but does not mention deterioration of second harmonic characteristics and the like.
- the present invention has been made to solve the above-mentioned problems, and is a nitride semiconductor wafer in which a nitride semiconductor film is formed on a silicon single crystal substrate, in which the loss due to the substrate and the characteristics of the second harmonic are improved.
- a nitride semiconductor wafer in which a nitride semiconductor film is formed on a silicon single crystal substrate, in which the loss due to the substrate and the characteristics of the second harmonic are improved.
- the present invention provides a method for manufacturing a nitride semiconductor wafer by forming a nitride semiconductor film on a silicon single crystal substrate, comprising: forming the nitride semiconductor film on the silicon single crystal substrate; and irradiating the silicon single crystal substrate with an electron beam at a dose of 1 ⁇ 10 14 /cm 2 or more.
- a method for manufacturing a nitride semiconductor wafer is provided.
- a method for manufacturing a nitride semiconductor wafer by irradiating an electron beam with an irradiation amount (dose) of 1 ⁇ 10 14 /cm 2 or more, the loss due to the substrate can be improved and the second harmonic can be generated. It is possible to manufacture a nitride semiconductor wafer with improved characteristics and suppressed deterioration of second harmonic characteristics. By using the manufactured nitride semiconductor wafer especially for high frequency devices, it is possible to provide high quality high frequency devices with improved loss due to the substrate (for example, power loss) and second harmonic characteristics.
- the irradiation dose of the electron beam can be 3 ⁇ 10 14 /cm 2 or more and 1 ⁇ 10 16 /cm 2 or less.
- the electron beam irradiation dose to 3 ⁇ 10 14 /cm 2 or more in this way, it is possible to manufacture a nitride semiconductor wafer in which the loss is further improved and the second harmonic characteristic deterioration is suppressed. can. Further, by setting the density to 1 ⁇ 10 16 /cm 2 or less, the time required for irradiation does not become too long, which is efficient.
- the step of irradiating the electron beam can be performed before the step of forming the nitride semiconductor film.
- the step of irradiating the electron beam can be performed after the step of forming the nitride semiconductor film.
- the electron beam irradiation itself can be performed before or after the step of forming the nitride semiconductor film.
- the step of irradiating the electron beam can be performed after the step of forming the nitride semiconductor film and further after manufacturing a device on the nitride semiconductor film.
- the electron beam irradiation can also be performed after manufacturing a device on the nitride semiconductor film.
- a nitride semiconductor wafer of the present invention it is possible to produce a nitride semiconductor wafer with improved substrate loss and improved second harmonic characteristics, and is particularly suitable for high frequency devices. can provide wafers with
- FIG. 1 is a schematic diagram showing an example of a nitride semiconductor wafer according to the present invention
- FIG. FIG. 4 is a schematic plan view of a Co-Planar Waveguide (CPW) used for evaluating second harmonic characteristics
- 4 is a graph showing second harmonic characteristics of substrates with different resistivities.
- CPW Co-Planar Waveguide
- a nitride semiconductor wafer having a nitride semiconductor film formed on a silicon single crystal substrate a nitride semiconductor wafer in which loss and second harmonic characteristics are improved and whose characteristic deterioration is suppressed is provided. There is a need for a manufacturing method that can obtain
- a method for manufacturing a nitride semiconductor wafer in which a nitride semiconductor film is formed on a silicon single crystal substrate, comprising: A method for manufacturing a nitride semiconductor wafer, which includes the step of forming a nitride semiconductor film and the step of irradiating the silicon single crystal substrate with an electron beam with a dose of 1 ⁇ 10 14 /cm 2 or more, reduces loss and secondary
- a method for manufacturing a nitride semiconductor wafer which includes the step of forming a nitride semiconductor film and the step of irradiating the silicon single crystal substrate with an electron beam with a dose of 1 ⁇ 10 14 /cm 2 or more, reduces loss and secondary
- the inventors have found that it is possible to manufacture a nitride semiconductor wafer with improved and improved harmonic characteristics and suppressed deterioration of second harmonic characteristics, and have completed the present invention.
- the present invention will be described in detail below, but the present invention is not limited to these.
- a method for manufacturing a nitride semiconductor wafer according to the present invention will be described with reference to FIG.
- the structure of the nitride semiconductor wafer described below is an example, and the present invention is not limited to this.
- the silicon single crystal substrate is not particularly limited, and a high resistivity substrate having a resistivity of 100 ⁇ cm or more, for example, can be used.
- the upper limit of the resistivity is not particularly limited, it can be, for example, 10000 ⁇ cm or less. Ordinary resistance such as 1 ⁇ cm or more and less than 100 ⁇ cm or low resistance such as less than 1 ⁇ cm can also be used.
- the resistivity of the silicon single crystal substrate is high or low, it is possible to improve the loss and second harmonic characteristics as described above.
- a step of forming a nitride semiconductor film on a silicon single crystal substrate, and a predetermined irradiation dose (1 ⁇ 10 14 /cm 2 or more) to the silicon single crystal substrate may be performed first, it is more preferable to perform the step of irradiating the electron beam after.
- a silicon single crystal substrate is irradiated with an electron beam. By irradiating with an electron beam, the effect of inactivating carriers such as dopants and/or impurities derived from raw materials in the silicon single crystal substrate can be obtained remarkably.
- Inactivation here means that point defects and dopants and/or dopants and/or point defects are formed in the silicon single crystal substrate by irradiating electron beams, and these trap carriers in the silicon single crystal substrate. Or it depends on the reaction of the carrier. In addition, it is considered that the point defect causes the mobility of dopants and/or carriers to decrease, thereby changing the resistance. It is believed that inactivation of dopants and/or carriers in the silicon single crystal substrate increases the resistivity of the silicon single crystal substrate. In the case of irradiating electron beams after the step of forming a nitride semiconductor film, which will be described later, in addition to the above effects, it is believed that point defects in the nitride semiconductor film are reduced and the characteristics are improved.
- the irradiation amount of the electron beam is set to 1 ⁇ 10 14 /cm 2 or more as the irradiation condition of the electron beam.
- the irradiation amount can be set to 3 ⁇ 10 14 /cm 2 or more, and the loss and second harmonic characteristics can be further improved.
- the dose can be 1 ⁇ 10 15 /cm 2 or more.
- the upper limit can be, for example, 1 ⁇ 10 16 /cm 2 or less. With such an irradiation amount, it is possible to prevent the irradiation time from being excessively long, which is efficient.
- irradiation conditions are not particularly limited, and electrons having an energy of 250 keV or more can be used, for example. If it is about 250 keV or more, point defects can be more reliably formed in the silicon single crystal substrate, and carriers such as dopants and/or raw material-derived impurities in the silicon single crystal substrate can be inactivated.
- the upper limit of the irradiation energy is not particularly limited.
- electron beam irradiation is performed at 2 MeV and 1 ⁇ 10 15 /cm 2 .
- the electron beam may be applied to the entire surface of the silicon single crystal substrate.
- this electron beam irradiation can also be performed after the step of forming a nitride semiconductor film, which will be described later.
- electron beam irradiation may be performed between the formation of the plurality of nitride semiconductor layers.
- the electron beam irradiation is performed after forming the nitride semiconductor film, it can be performed before or after device fabrication.
- an electron beam can be irradiated at the dose described above to a wafer-shaped object in which a device is fabricated on a nitride semiconductor film on a silicon single crystal substrate. Further, electron beam irradiation can be performed before or after formation of the nitride semiconductor film (or fabrication of the device), particularly from the back surface side (silicon single crystal substrate side).
- the electron beam follows the high frequency. It is thought that there are no carriers to support, and harmonics are reduced.
- a nitride semiconductor is formed by epitaxial growth.
- the nitride semiconductor film to be formed is not particularly limited, and may be a single layer or multiple layers as long as it includes at least one nitride semiconductor layer.
- an intermediate layer is first formed as shown in FIG.
- an AlN layer having a thickness of 150 nm is formed on a silicon single crystal substrate, an AlGaN layer having a thickness of, for example, 160 nm is formed thereon, and 70 sets of GaN layers and AlN layers are alternately laminated thereon.
- a superlattice layer can be formed.
- the device layer can be formed by forming a GaN layer with a thickness of 800 nm, forming an AlGaN layer with a thickness of 25 nm thereon, and further forming a GaN layer with a thickness of 3 nm thereon.
- the nitride semiconductor wafer manufactured by irradiating the electron beam with the predetermined dose according to the manufacturing method of the present invention has improved loss and second harmonic characteristics, and suppressed characteristic deterioration. can do.
- a high-frequency device manufactured from such a nitride semiconductor wafer has improved loss and suppressed second harmonic characteristic deterioration.
- a CPW (Co-Planar Waveguide) Al electrode as shown in FIG. 2 can be formed.
- a nitride semiconductor wafer produced by epitaxially growing a nitride semiconductor film is taken out from a film forming apparatus, an insulating film is formed on the wafer, and an Al electrode of CPW is formed on this insulating film by photolithography.
- a CPW has a structure in which metal electrodes are arranged in parallel with a gap therebetween, and a linear central metal electrode is formed in the center of the gap in parallel with these metal electrodes.
- a linear gap is provided in the center of the metal electrode, and the linear electrode is formed in the center of this gap so as not to touch the outer metal electrode.
- the CPW transmits electromagnetic waves by means of an electric field directed from the central metal electrode to the left and right metal electrodes and the inside of the semiconductor substrate and a magnetic field surrounding the central metal electrode inside the semiconductor substrate. If CPW is formed on a wafer, harmonic characteristics (Harmonic Distortion: HD) can be measured.
- harmonic characteristics Harmonic Distortion: HD
- EXAMPLES The present invention will be specifically described below with reference to Examples, but the present invention is not limited to these.
- Three types of silicon single crystal substrates (8 m ⁇ cm, 8 ⁇ cm, and 5531 ⁇ cm) with different resistivities were prepared.
- An AlN layer having a thickness of 150 nm was formed as an intermediate layer on the above three types of silicon single crystal substrates, an AlGaN layer having a thickness of 160 nm was formed thereon, and a GaN layer and an AlN layer were alternately formed thereon.
- a superlattice layer was formed by stacking 70 sets.
- a GaN layer with a thickness of 800 nm was formed, an AlGaN layer with a thickness of 25 nm was formed thereon, and a GaN layer with a thickness of 3 nm was further formed thereon (see FIG. 1).
- a nitride semiconductor wafer on which a nitride semiconductor film is formed by epitaxial growth is taken out from the growth apparatus, an insulating film is formed on the wafer, and a CPW electrode (Al) (line length: 2199 ⁇ m).
- the second harmonic characteristics (2HD) of each element of the nitride semiconductor wafer before electron beam irradiation were measured (without irradiation).
- the nitride semiconductor wafer was irradiated with an electron beam.
- the electron beam irradiation was performed at 2 MeV, 5 ⁇ 10 11 /cm 2 , 5 ⁇ 10 12 /cm 2 , 1 ⁇ 10 14 /cm 2 , 1 ⁇ 10 15 /cm 2 with varying doses. Corporation 3000 kV machine).
- the second harmonic characteristics (2HD) of each element of the nitride semiconductor wafer after electron beam irradiation were measured.
- FIG. 3 is a graph showing second harmonic characteristics of substrates with different resistivities. The larger the negative value on the vertical axis of the graph, the better. Although the leftmost position of the horizontal axis is the position of 1 ⁇ 10 11 /cm 2 , the displayed plot itself shows the measured value without irradiation (that is, the irradiation dose is 0/cm 2 ). there is
- the second harmonic does not change much from no irradiation (irradiation dose is 0/cm 2 ) to approximately 5 ⁇ 10 12 /cm 2 irradiation dose, but 1 ⁇ 10 14 /cm 2 , it can be seen that the second harmonic is greatly improved.
- the second harmonic is further improved as the irradiation dose increases to 3 ⁇ 10 14 /cm 2 or more, and further to 1 ⁇ 10 15 /cm 2 or more. It was confirmed that the second harmonic was greatly improved even at a dose of 1 ⁇ 10 16 /cm 2 or more. The degree of improvement was also considered to be sufficient.
- this loss refers to power loss due to leakage current caused by 2DEG (two-dimensional electron gas) in the SLs portion of the intermediate layer (buffer layer) and P-channeling due to diffusion of Al from the AlN layer to the silicon single crystal substrate. .
- the loss at each irradiation dose was compared for each of the above types (resistivity).
- the 1 ⁇ 10 14 /cm 2 and 1 ⁇ 10 15 /cm 2 yielded better results.
- the loss is about -60 dBm/mm between no irradiation and about 5 ⁇ 10 12 /cm 2 , but it is -80 dBm/mm for 1 ⁇ 10 14 /cm 2 , which is an improvement.
- 1 ⁇ 10 14 /cm 2 as a boundary, a further large improvement was achieved in the case of more than 1 ⁇ 10 14 /cm 2 .
- the present invention is not limited to the above embodiments.
- the above embodiment is an example, and any device that has substantially the same configuration as the technical idea described in the claims of the present invention and produces similar effects is the present invention. It is included in the technical scope of the invention.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Materials Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- High Energy & Nuclear Physics (AREA)
- Toxicology (AREA)
- Health & Medical Sciences (AREA)
- Inorganic Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
Abstract
Description
これらのデバイスの下地となる基板は、安価で大口径のウェーハが流通しているシリコン単結晶基板が適していると考えられる。
ここで、高調波とは、元となる周波数の整数倍の高次の周波数成分のことである。元の周波数を基本波とし、基本波の2倍の周波数(2分の1の波長)を持つものが第2高調波、基本波の3倍の周波数(3分の1の波長)を持つものが第3高調波と定義されている。高周波回路では、高調波による混信を避けるために高調波の小さい基板が必要とされる。
前記シリコン単結晶基板の上に前記窒化物半導体膜を形成する工程と、前記シリコン単結晶基板に1×1014/cm2以上の照射量の電子線を照射する工程とを含むことを特徴とする窒化物半導体ウェーハの製造方法を提供する。
また、1×1016/cm2以下とすることで、照射に要する時間が長くなりすぎることがないため、効率的である。
本発明の窒化物半導体ウェーハの製造方法について図1を用いて説明する。
なお、以下の窒化物半導体ウェーハの構造は一例であって、これに限定されるものではない。
ここでは、まず、シリコン単結晶基板に電子線照射を行う。電子線を照射することで、シリコン単結晶基板中のドーパント及び/又は原料由来の不純物等のキャリアを不活性化させることによる効果が顕著に得られる。ここでの不活性化は、すなわち、電子線を照射することで、シリコン単結晶基板中に点欠陥が形成され、これらがシリコン単結晶基板中のキャリアをトラップするといった、点欠陥とドーパント及び/又はキャリアの反応による。また、点欠陥によってドーパント及び/又はキャリアの移動度が低下することで抵抗が変化すると考えられる。シリコン単結晶基板中のドーパント及び/又はキャリアを不活性化させた結果、シリコン単結晶基板が高抵抗率化すると考えられる。
なお、後述する窒化物半導体膜を形成する工程の後に電子線を照射する場合、上記効果に加え、窒化物半導体膜中の点欠陥が減少し、特性が向上するものと考えられる。
ここで、より好ましくは3×1014/cm2以上の照射量とすることができ、損失や第2高調波特性の改善をより一層図ることができる。なお、1×1015/cm2以上の照射量とするとさらに好ましい。
その一方、上限値としては例えば1×1016/cm2以下とすることができる。このような照射量であれば、照射時間が必要以上に長くなりすぎることを防ぐことができ、効率的である。
ここでは一例として、2MeV、1×1015/cm2での電子線照射とする。
また、電子線は、シリコン単結晶基板表面の全面に照射してもよい。
また、電子線照射は、窒化物半導体膜の形成(あるいはデバイスの作製)の前でも後でも、特には裏面側(シリコン単結晶基板側)から行うことができる。
中間層はシリコン単結晶基板上に例えば厚さ150nmのAlN層を形成し、その上に例えば厚さ160nmのAlGaN層を形成し、更にその上に例えばGaN層とAlN層が交互に70組積層された超格子層を形成することができる。
次にデバイス層を形成する。デバイス層は例えば厚さ800nmのGaN層を形成し、その上に例えば厚さ25nmのAlGaN層を形成し、更にその上に例えば厚さ3nmのGaN層を形成することができる。
CPWは、このような構造で、中央金属電極から左右両側の金属電極及び半導体基板内部に向かう方向の電界と、半導体基板内部において中央金属電極を囲む方向の磁界によって電磁波を伝送する。CPWをウェーハ上に形成すれば、高調波特性(Harmonic Distortion:HD)を測定することができる。
(実施例および比較例)
抵抗率の異なるシリコン単結晶基板を3種類(8mΩcm、8Ωcm、5531Ωcm)準備した。上記の3種類のシリコン単結晶基板上に中間層として、厚さ150nmのAlN層を形成し、その上に厚さ160nmのAlGaN層を形成し、更にその上にGaN層とAlN層が交互に70組積層された超格子層を形成した。次にデバイス層として、厚さ800nmのGaN層を形成し、その上に厚さ25nmのAlGaN層を形成し、更にその上に厚さ3nmのGaN層を形成した(図1参照)。
エピタキシャル成長により窒化物半導体膜を形成した窒化物半導体ウェーハを成長装置から取り出し、ウェーハ上に絶縁膜を形成して、フォトリソグラフィー工程により、図2に示すようなCPWの電極(Al)(路線長:2199μm)を形成した。
この測定後、窒化物半導体ウェーハに電子線照射を行った。電子線照射は、2MeV、5×1011/cm2、5×1012/cm2、1×1014/cm2、1×1015/cm2とドーズ量を変えて、日新電機(NHVコーポレーション3000kV機)で行なった。
次に、電子線照射後の窒化物半導体ウェーハの各素子の第2高調波特性(2HD)を測定した。
なお、照射無、5×1011/cm2、5×1012/cm2の3つの場合が比較例であり、1×1014/cm2、1×1015/cm2の2つの場合が実施例である。
8mΩcmや5531Ωcmの場合でも、同等、あるいはそれ以上の改善が観られた。
グラフに示されているように、照射無(照射量が0/cm2)から照射量が5×1012/cm2程度までは第2高調波はさほど変化していないが、1×1014/cm2を境にして、第2高調波が大きく改善していく様子が判る。そしてグラフの曲線からも判るように3×1014/cm2以上、さらには1×1015/cm2以上と照射量が大きくなるにつれて、第2高調波はさらに改善されている。なお、1×1016/cm2やそれ以上の照射量においても第2高調波が大きく改善されるのを確認できたが、効率面を考慮すると1×1016/cm2程度の照射量で改善の度合いも十分であると考えられた。
上記の種類(抵抗率)ごとに各照射量における損失を比較した。第2高調波特性のときと同様に、どの種類においても、照射無、5×1011/cm2、5×1012/cm2の3つの場合(比較例)よりも、1×1014/cm2、1×1015/cm2の2つの場合(実施例)の方が改善された結果となった。
例えば8Ωcmの種類では、損失は、照射無から5×1012/cm2程度までの間では-60dBm/mm程度のところ、1×1014/cm2の場合では-80dBm/mmであり改善していた。そして、1×1014/cm2の場合を境にして、それ以上の場合にさらに大きく改善したのを確認できた。
Claims (5)
- シリコン単結晶基板の上に窒化物半導体膜を形成する窒化物半導体ウェーハの製造方法であって、
前記シリコン単結晶基板の上に前記窒化物半導体膜を形成する工程と、前記シリコン単結晶基板に1×1014/cm2以上の照射量の電子線を照射する工程とを含むことを特徴とする窒化物半導体ウェーハの製造方法。 - 前記電子線を照射する工程において、前記照射する電子線の照射量を3×1014/cm2以上1×1016/cm2以下とすることを特徴とする請求項1に記載の窒化物半導体ウェーハの製造方法。
- 前記電子線を照射する工程を、前記窒化物半導体膜を形成する工程の前に行うことを特徴とする請求項1または請求項2に記載の窒化物半導体ウェーハの製造方法。
- 前記電子線を照射する工程を、前記窒化物半導体膜を形成する工程の後に行うことを特徴とする請求項1または請求項2に記載の窒化物半導体ウェーハの製造方法。
- 前記電子線を照射する工程を、前記窒化物半導体膜を形成する工程の後の、さらに前記窒化物半導体膜にデバイスを作製した後に行うことを特徴とする請求項4に記載の窒化物半導体ウェーハの製造方法。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202280024660.6A CN117099184A (zh) | 2021-04-08 | 2022-03-16 | 氮化物半导体晶圆的制造方法 |
EP22784449.5A EP4321658A1 (en) | 2021-04-08 | 2022-03-16 | Method for producing nitride semiconductor wafer |
US18/284,615 US20240162041A1 (en) | 2021-04-08 | 2022-03-16 | Method for producing nitride semiconductor wafer |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2021066022A JP7420108B2 (ja) | 2021-04-08 | 2021-04-08 | 窒化物半導体ウェーハの製造方法 |
JP2021-066022 | 2021-04-08 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2022215464A1 true WO2022215464A1 (ja) | 2022-10-13 |
Family
ID=83546203
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2022/011764 WO2022215464A1 (ja) | 2021-04-08 | 2022-03-16 | 窒化物半導体ウェーハの製造方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US20240162041A1 (ja) |
EP (1) | EP4321658A1 (ja) |
JP (1) | JP7420108B2 (ja) |
CN (1) | CN117099184A (ja) |
TW (1) | TW202307295A (ja) |
WO (1) | WO2022215464A1 (ja) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7400789B2 (ja) | 2021-10-01 | 2023-12-19 | 信越半導体株式会社 | 窒化物半導体ウェーハの製造方法、及び窒化物半導体ウェーハ |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2005020320A1 (ja) | 2003-08-22 | 2005-03-03 | The Kansai Electric Power Co., Inc. | 半導体装置及びその製造方法、この半導体装置を用いた電力変換装置 |
JP2006351649A (ja) * | 2005-06-14 | 2006-12-28 | Showa Denko Kk | 炭化珪素層製造方法、窒化ガリウム系半導体素子およびシリコン基板 |
JP2015523712A (ja) * | 2012-05-04 | 2015-08-13 | シリコン ジェネシス コーポレーション | 光電子工学デバイスを形成するための技術 |
US20170069723A1 (en) * | 2015-09-08 | 2017-03-09 | M/A-Com Technology Solutions Holdings, Inc. | Iii-nitride semiconductor structures comprising multiple spatially patterned implanted species |
JP2018113358A (ja) * | 2017-01-12 | 2018-07-19 | 三菱電機株式会社 | 高電子移動度トランジスタの製造方法、高電子移動度トランジスタ |
JP2020098839A (ja) * | 2018-12-17 | 2020-06-25 | 信越半導体株式会社 | 窒化物半導体ウェーハの製造方法および窒化物半導体ウェーハ |
JP2022050886A (ja) * | 2020-09-18 | 2022-03-31 | 信越半導体株式会社 | 窒化物半導体ウェーハの製造方法 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6068621A (ja) * | 1983-09-26 | 1985-04-19 | Toshiba Corp | 半導体装置の製造方法 |
JP2014086600A (ja) * | 2012-10-24 | 2014-05-12 | Fuji Electric Co Ltd | 半導体装置、半導体装置の製造方法および半導体装置の制御方法 |
-
2021
- 2021-04-08 JP JP2021066022A patent/JP7420108B2/ja active Active
-
2022
- 2022-03-16 US US18/284,615 patent/US20240162041A1/en active Pending
- 2022-03-16 CN CN202280024660.6A patent/CN117099184A/zh active Pending
- 2022-03-16 WO PCT/JP2022/011764 patent/WO2022215464A1/ja active Application Filing
- 2022-03-16 EP EP22784449.5A patent/EP4321658A1/en active Pending
- 2022-03-18 TW TW111110052A patent/TW202307295A/zh unknown
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2005020320A1 (ja) | 2003-08-22 | 2005-03-03 | The Kansai Electric Power Co., Inc. | 半導体装置及びその製造方法、この半導体装置を用いた電力変換装置 |
JP2006351649A (ja) * | 2005-06-14 | 2006-12-28 | Showa Denko Kk | 炭化珪素層製造方法、窒化ガリウム系半導体素子およびシリコン基板 |
JP2015523712A (ja) * | 2012-05-04 | 2015-08-13 | シリコン ジェネシス コーポレーション | 光電子工学デバイスを形成するための技術 |
US20170069723A1 (en) * | 2015-09-08 | 2017-03-09 | M/A-Com Technology Solutions Holdings, Inc. | Iii-nitride semiconductor structures comprising multiple spatially patterned implanted species |
JP2018113358A (ja) * | 2017-01-12 | 2018-07-19 | 三菱電機株式会社 | 高電子移動度トランジスタの製造方法、高電子移動度トランジスタ |
JP2020098839A (ja) * | 2018-12-17 | 2020-06-25 | 信越半導体株式会社 | 窒化物半導体ウェーハの製造方法および窒化物半導体ウェーハ |
JP2022050886A (ja) * | 2020-09-18 | 2022-03-31 | 信越半導体株式会社 | 窒化物半導体ウェーハの製造方法 |
Also Published As
Publication number | Publication date |
---|---|
TW202307295A (zh) | 2023-02-16 |
EP4321658A1 (en) | 2024-02-14 |
US20240162041A1 (en) | 2024-05-16 |
JP7420108B2 (ja) | 2024-01-23 |
CN117099184A (zh) | 2023-11-21 |
JP2022161310A (ja) | 2022-10-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5608238B2 (ja) | 半導体構造 | |
WO2022059488A1 (ja) | 窒化物半導体ウェーハの製造方法 | |
JP2011139014A (ja) | 高電子移動度トランジスタ及びその製造方法 | |
JP5011493B2 (ja) | 炭化珪素半導体素子の製造方法 | |
JP2011243644A (ja) | Iii族窒化物半導体電子デバイス、iii族窒化物半導体電子デバイスを作製する方法 | |
WO2013069113A1 (ja) | 半導体装置およびその製造方法 | |
WO2022215464A1 (ja) | 窒化物半導体ウェーハの製造方法 | |
JP2011035065A (ja) | 半導体装置 | |
CN116759457A (zh) | 一种氧化镓异相集成垂直晶体管器件及其制备方法、应用 | |
WO2023008034A1 (ja) | 半導体デバイス用基板及びその製造方法 | |
CN117476773A (zh) | 一种具有低漏电的ldmos及制备方法 | |
CN216597592U (zh) | 碳化硅二极管 | |
JP5532248B2 (ja) | ダイヤモンド電子素子及びその製造方法 | |
CN114725022A (zh) | 一种基于GaOx-GaN的CMOS反相器的制备方法 | |
JP7400789B2 (ja) | 窒化物半導体ウェーハの製造方法、及び窒化物半導体ウェーハ | |
KR20240010555A (ko) | 매립된 p형 층을 갖는 3족 질화물 고전자 이동도 트랜지스터 및 이를 제조하기 위한 공정 | |
JP6109098B2 (ja) | 絶縁ゲート型半導体装置 | |
WO2022024526A1 (ja) | 量子コンピュータ用半導体装置の製造方法 | |
KR20230032751A (ko) | 반도체 소자 및 이의 제조방법 | |
US20230282481A1 (en) | Method for manufacturing gan-based power device and ganbased power device manufactured thereby | |
JP2024011500A (ja) | 半導体装置の製造方法 | |
CN118039701A (zh) | 一种高导热氧化镓晶体管及其制备方法 | |
JP2023138682A (ja) | 炭化珪素半導体装置の製造方法 | |
CN111341831A (zh) | 一种金属半导体场效应晶体管 | |
CN113437145A (zh) | 一种iii族氮化物晶体管的制备方法及晶体管 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 22784449 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 202280024660.6 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 18284615 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2022784449 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 2022784449 Country of ref document: EP Effective date: 20231108 |