WO2021174632A1 - 显示面板、显示装置 - Google Patents

显示面板、显示装置 Download PDF

Info

Publication number
WO2021174632A1
WO2021174632A1 PCT/CN2020/083577 CN2020083577W WO2021174632A1 WO 2021174632 A1 WO2021174632 A1 WO 2021174632A1 CN 2020083577 W CN2020083577 W CN 2020083577W WO 2021174632 A1 WO2021174632 A1 WO 2021174632A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal transmission
transmission line
layer
scan signal
display panel
Prior art date
Application number
PCT/CN2020/083577
Other languages
English (en)
French (fr)
Inventor
朱静
Original Assignee
Tcl华星光电技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tcl华星光电技术有限公司 filed Critical Tcl华星光电技术有限公司
Priority to US16/757,784 priority Critical patent/US11610532B2/en
Publication of WO2021174632A1 publication Critical patent/WO2021174632A1/zh

Links

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2092—Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • H01L27/1244—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits for preventing breakage, peeling or short circuiting
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
    • G02F2201/40—Arrangements for improving the aperture ratio
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0421—Structural details of the set of electrodes
    • G09G2300/0426—Layout of electrodes and connections
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0278—Details of driving circuits arranged to drive both scan and data electrodes

Definitions

  • This application relates to the field of display, in particular to the field of display technology, and in particular to a display panel and a display device.
  • the scan signal line transmission line is arranged between adjacent pixel units in the display area of the display panel, which increases the distance between adjacent pixel units, resulting in a decrease in the aperture ratio of the pixel units.
  • the present application provides a display panel and a display device to solve the problem that in the prior art, the scan signal line transmission line is arranged between adjacent pixel units in the display area of the display panel, which increases the distance between adjacent pixel units, resulting in The technical problem of reduced opening ratio.
  • a display panel comprising a first substrate, a driving circuit layer on the first substrate, and a first common electrode layer on the driving circuit layer;
  • the display panel further includes at least one scan signal transmission line located between two adjacent data lines and arranged in parallel with the data line, and a scan signal transmission line is electrically connected to a scan line;
  • the scanning signal transmission line and the driving circuit layer are arranged in the same layer.
  • the first common electrode layer includes a plurality of first trunk electrodes and a plurality of second trunk electrodes, and the orthographic projection of the scan signal transmission line on the first common electrode layer is located in the In the first main electrode;
  • first main electrode and the second main electrode are vertically arranged.
  • the scan signal transmission line and the gate layer in the driving circuit layer are provided in the same layer;
  • the scanning signal transmission line includes a plurality of first signal transmission units parallel to the data line, and a first jumper connecting two adjacent first signal transmission units;
  • the first jumper and the first signal transmission unit are arranged in different layers, and the first jumper is electrically connected to two adjacent first signal transmission units through via holes.
  • the scan signal transmission line and the source and drain layers in the driving circuit layer are provided in the same layer;
  • the scan signal transmission line is electrically connected to the gate layer in the driving circuit layer through a via hole.
  • the scanning signal transmission line and the semiconductor layer in the driving circuit layer are arranged in the same layer;
  • the scan signal transmission line is electrically connected to the gate layer in the driving circuit layer through a via hole.
  • the scanning signal transmission line and the light shielding layer in the driving circuit layer are provided in the same layer;
  • the scan signal transmission line is electrically connected to the gate layer in the driving circuit layer through a via hole.
  • the scan signal transmission line includes a first scan signal transmission line and a second scan signal transmission line;
  • the first scan signal transmission line and the second scan signal transmission line are connected in parallel;
  • the first scan signal transmission line and the gate layer in the driving circuit layer are arranged in the same layer, and the second scan signal transmission line and the source and drain layers in the driving circuit layer are arranged in the same layer;
  • the first scan signal transmission line includes a plurality of second signal transmission units parallel to the data line, and a second jumper connecting two adjacent second signal transmission units;
  • the second jumper and the second signal transmission unit are arranged in different layers, and the second jumper is electrically connected to two adjacent second signal transmission units through a via hole.
  • the length of the scanning signal transmission line gradually decreases.
  • the cross-sectional area of the scan signal transmission line far from the central area of the display panel is larger than the cross-sectional area of the scan signal transmission line close to the central area of the display panel.
  • the material of the scanning signal transmission line is a transparent material.
  • a display device comprising a display panel, a polarizer layer and a cover layer on the display panel;
  • the display panel includes a first substrate, a driving circuit layer on the first substrate, and a first common electrode layer on the driving circuit layer;
  • the display panel further includes at least one scan signal transmission line located between two adjacent data lines and arranged in parallel with the data line, and a scan signal transmission line is electrically connected to a scan line;
  • the scanning signal transmission line and the driving circuit layer are arranged in the same layer.
  • the first common electrode layer includes a plurality of first main electrodes and a plurality of second main electrodes, and the orthographic projection of the scan signal transmission line on the first common electrode layer is located in the In the first main electrode;
  • first main electrode and the second main electrode are vertically arranged.
  • the scan signal transmission line and the gate layer in the driving circuit layer are provided in the same layer;
  • the scanning signal transmission line includes a plurality of first signal transmission units parallel to the data line, and a first jumper connecting two adjacent first signal transmission units;
  • the first jumper and the first signal transmission unit are arranged in different layers, and the first jumper is electrically connected to two adjacent first signal transmission units through via holes.
  • the scan signal transmission line and the source and drain layers in the driving circuit layer are provided in the same layer;
  • the scan signal transmission line is electrically connected to the gate layer in the driving circuit layer through a via hole.
  • the scanning signal transmission line and the semiconductor layer in the driving circuit layer are provided in the same layer;
  • the scan signal transmission line is electrically connected to the gate layer in the driving circuit layer through a via hole.
  • the scanning signal transmission line and the light shielding layer in the driving circuit layer are provided in the same layer;
  • the scan signal transmission line is electrically connected to the gate layer in the driving circuit layer through a via hole.
  • the scan signal transmission line includes a first scan signal transmission line and a second scan signal transmission line
  • the first scan signal transmission line and the second scan signal transmission line are connected in parallel;
  • the first scan signal transmission line and the gate layer in the driving circuit layer are arranged in the same layer, and the second scan signal transmission line and the source and drain layers in the driving circuit layer are arranged in the same layer;
  • the first scan signal transmission line includes a plurality of second signal transmission units parallel to the data line, and a second jumper connecting two adjacent second signal transmission units;
  • the second jumper and the second signal transmission unit are arranged in different layers, and the second jumper is electrically connected to two adjacent second signal transmission units through a via hole.
  • the length of the scanning signal transmission line gradually decreases.
  • the cross-sectional area of the scan signal transmission line far from the central area of the display panel is larger than the cross-sectional area of the scan signal transmission line close to the central area of the display panel.
  • the material of the scanning signal transmission line is a transparent material.
  • the scanning signal transmission line is led to the bottom edge of the display panel through the display area of the display panel, and the scanning signal transmission line is arranged in the pixel unit, which reduces the width of the other three borders of the display screen and improves the display aperture ratio of the display panel , Improve the display effect.
  • FIG. 1 is a schematic top view of the display panel of this application
  • FIG. 2 is a schematic partial top view of the display panel of this application.
  • FIG. 3 is a schematic diagram of the first structure of the display panel of this application.
  • FIG. 4 is a schematic diagram of the second structure of the display panel of this application.
  • FIG. 5 is a schematic diagram of a third structure of the display panel of this application.
  • FIG. 6 is a schematic diagram of a fourth structure of the display panel of this application.
  • FIG. 7 is a schematic diagram of the structure of the display device of this application.
  • the present application provides a display panel and a display device.
  • the present application will be further described in detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the application, and are not used to limit the application.
  • the present application provides a display panel 100.
  • the display panel 100 includes a first substrate 200, a driving circuit layer 300 on the first substrate 200, and a driving circuit layer 300 on the first substrate 200.
  • the first common electrode layer 400 on the circuit layer 300;
  • the display panel 100 further includes at least one scan signal transmission line 330 located between two adjacent data lines 341 and arranged in parallel with the data line 341, and a scan signal transmission line 330 is electrically connected to a scan line;
  • the scan signal transmission line 330 and the driving circuit layer 300 are arranged in the same layer.
  • the scanning signal transmission line is led to the bottom edge of the display panel through the display area of the display panel, and the scanning signal transmission line is arranged in the pixel unit, which reduces the width of the other three borders of the display screen and improves the display aperture ratio of the display panel , Improve the display effect.
  • the display panel 100 includes a first substrate 200, a driving circuit layer 300 on the first substrate 200, and a first common electrode layer on the driving circuit layer 300 400.
  • the display panel 100 further includes at least one scan signal transmission line 330 located between two adjacent data lines 341 and arranged in parallel with the data line 341, and one scan signal transmission line 330 is electrically connected to a scan line. Wherein, the scan signal transmission line 330 and the driving circuit layer 300 are arranged in the same layer.
  • the following embodiments take the COA substrate as an example for description, and do not limit the display panel 100.
  • the display panel 100 further includes a color filter layer 600 on the first common electrode layer 400, please refer to FIGS. 3 to 6 for details.
  • the driving circuit layer 300 includes a gate layer, a gate insulating layer 320 on the gate layer, and a source and drain layer 340 on the gate insulating layer 320.
  • a gate layer a gate insulating layer 320 on the gate layer
  • a source and drain layer 340 on the gate insulating layer 320.
  • the gate layer includes a plurality of gate lines 311 arranged in parallel, and the gate lines 311 are the scan lines.
  • the source-drain layer 340 includes a plurality of data lines 341 arranged in parallel, and the data lines 341 and the gate lines 311 are arranged perpendicularly.
  • the data lines 341 and the gate lines 311 are arranged perpendicularly.
  • the driving circuit layer 300 further includes a semiconductor layer, the semiconductor layer is an active layer, the semiconductor layer may be located on the source and drain layer 340, or the semiconductor layer may be located on the gate.
  • the specific position of the semiconductor layer is not limited here.
  • the first common electrode layer 400 includes a pixel electrode layer.
  • the first common electrode layer 400 is electrically connected to the source/drain layer 340 through via holes.
  • the display panel 100 further includes a chip on film layer located at the bottom side of the display panel 100, and the chip on film layer includes a first chip on film layer 510 and a second chip on film layer 520.
  • the first chip on film layer 510 and the gate line 311 of the gate layer are electrically connected through a scan signal transmission line 330.
  • the second chip on film layer 520 is electrically connected to the data line 341 through a data signal transmission line.
  • the data signal transmission line is an extension of the data line 341.
  • the second chip on film layer 520 is located in the central area of the bottom edge of the display panel 100, and the first chip on film layer 510 is located on both sides of the second chip on film layer 520.
  • the first common electrode layer 400 includes a plurality of first main electrodes 411 and a plurality of second main electrodes, and the orthographic projection of the scan signal transmission line 330 on the first common electrode layer 400 is located at the first common electrode layer 400.
  • the first main electrode 411 is described. Wherein, the first main electrode 411 and the second main electrode are vertically arranged.
  • the data line 341 and the gate line 311 divide the first common electrode layer 400 into a plurality of pixel units, and any one of the pixel units includes one first main electrode 411 and one corresponding to the second main electrode 411.
  • the main electrode the orthographic projection of the scan signal transmission line 330 in one of the pixel units on the first common electrode layer 400 is located in the corresponding first main electrode 411, please refer to FIG. 2 for details.
  • the scan signal transmission line 330 under the main electrode, the dark lines of the main electrode are used to block the grid fan-out wiring, the frame of the display screen is reduced, the display aperture ratio of the display panel 100 is increased, and the display effect is improved.
  • the scan signal transmission line 330 and the gate layer in the driving circuit layer 300 are arranged in the same layer.
  • the scanning signal transmission line 330 includes a plurality of first signal transmission units 331 parallel to the data line 341 and a first jumper 332 connecting two adjacent first signal transmission units 331.
  • the first jumper 332 and the first signal transmission unit 331 are arranged in different layers, and the first jumper 332 is electrically connected to two adjacent first signal transmission units 331 through via holes.
  • the scan signal transmission line 330 is on the gate layer, and the gate uses the same photomask process to better connect the scan signal transmission line 330 to the gate. In order to prevent the scan signal transmission line 330 from not being connected to the non-corresponding gate, it is necessary
  • the jumper setting can avoid the short-circuit phenomenon, and achieve a stable and good connection effect between the scanning signal transmission line 330 and the gate.
  • the scan signal transmission line 330 and the source and drain layers 340 in the driving circuit layer 300 are arranged in the same layer.
  • the scan signal transmission line 330 is electrically connected to the gate layer in the driving circuit layer 300 through a via hole. Please refer to FIG. 3 for details.
  • the scan signal transmission line 330 is in the same layer as the source and drain, and the scan signal transmission line 330, the source and drain layer 340, and the data line 341 can be formed at the same time through the same photomask process. The process is simplified, and the jumper process is avoided at the same time.
  • the scanning signal transmission line 330 and the light shielding layer 700 in the driving circuit layer 300 are provided in the same layer.
  • the scan signal transmission line 330 is electrically connected to the gate layer in the driving circuit layer 300 through a via hole.
  • the light shielding layer 700 is located between the first substrate 200 and the driving circuit layer 300. Please refer to FIG. 6 for details.
  • the scanning signal transmission line 330 is in the same layer as the light shielding layer 700.
  • the light shielding layer 700 prevents the elements of the array substrate of the display panel 100 from being exposed to light for a long time. Since the film structure of the light shielding layer 700 is not very complicated, it can There is more space for arranging the scanning signal transmission line 330, which does not require very high etching precision and etching process, which saves cost and reduces the difficulty of manufacturing process.
  • the scanning signal transmission line 330 and the semiconductor layer in the driving circuit layer 300 are arranged in the same layer.
  • the scan signal transmission line 330 is electrically connected to the gate layer in the driving circuit layer 300 through a via hole, similar to that the scan signal transmission line 330 and the light shielding layer 700 in the driving circuit layer 300 are arranged in the same layer.
  • the scan signal transmission line 330 is on the same layer as the semiconductor layer, and the semiconductor layer includes an active layer. Since the film structure of the semiconductor layer is not very complicated, there can be more space for the scan signal transmission line 330. The etching precision is not very demanding, which saves costs and reduces the difficulty of the process.
  • the scan signal transmission line 330 includes a first scan signal transmission line 3310 and a second scan signal transmission line 3320.
  • the first scan signal transmission line 3310 and the second scan signal transmission line 3320 are connected in parallel.
  • the first scan signal transmission line 3310 and the gate layer in the driving circuit layer 300 are arranged in the same layer, and the second scan signal transmission line 3320 and the source and drain layer 340 in the driving circuit layer 300 are in the same layer. set up.
  • the first scan signal transmission line 3310 includes a plurality of second signal transmission units 333 parallel to the data line 341 and a second jumper 334 connecting two adjacent second signal transmission units 333.
  • the second jumper 334 and the second signal transmission unit 333 are arranged in different layers, and the second jumper 334 is electrically connected to two adjacent second signal transmission units 333 through via holes.
  • the scanning signal transmission line 330 reduces the resistance of the scanning signal transmission line 330 by connecting the first scanning signal transmission line 3310 and the second scanning signal transmission line 3320 in parallel, and at the same time avoids malfunctions caused by a failure of one scanning signal transmission line 330. Display, reducing the probability of display failure.
  • the first scan signal transmission line 3310 may be provided in the same layer as any one of the gate layer, the semiconductor layer, the light shielding layer 700, and the source/drain layer 340.
  • the second scan signal transmission line 3320 and the first signal transmission line are arranged in different layers, and the first scan signal transmission line 3310 and the second scan signal transmission line 3320 are connected in parallel.
  • the first scan signal transmission line 3310 or the second scan signal transmission line 3320 and the gate layer are arranged in the same layer, the first scan signal transmission line 3310 or the second scan signal transmission line 3320 adopts a jumper
  • the specific jumper setting please refer to the setting of the first jumper 332 and the setting of the second jumper 334.
  • the first chip on film layer 510 and the second chip on film layer 520 may be provided in the same layer.
  • the scan signal transmission line 330 and the data signal transmission line are arranged in the same layer, the scan signal transmission line 330 or the data signal transmission line Any type of transmission line has jumper settings, and the specific jumper settings are not described here.
  • the length of the scanning signal transmission line 330 gradually decreases. Please refer to FIG. 1 for details.
  • the scan signal transmission line 330 near the central area of the display panel 100 is connected to the first flip-chip film layer 510, it needs to be connected by diagonal lines in the non-display area, and the length is longer than that of the scan signal transmission line 330 away from the central area of the display panel 100.
  • the length of the line in the non-display area, and this structural arrangement can make the resistance value of each scanning signal transmission line 330 tend to be the same.
  • the cross-sectional area of the scan signal transmission line 330 far from the center area of the display panel 100 is larger than the cross-sectional area of the scan signal transmission line 330 near the center area of the display panel 100.
  • the scanning signal transmission lines 330 on both sides have a long line length, and a large cross-sectional area is required to reduce resistance, so that the resistance values of the scanning signal transmission lines 330 tend to be the same.
  • the material of the scanning signal transmission line 330 is a transparent material, and the transparent material may include fine metal wires (Ag, Cu, Al, etc.), silver nanowires, graphene, indium tin oxide, or carbon nanotubes.
  • the light transmittance of the display panel 100 can be better increased, thereby increasing the display aperture ratio, and facilitating the setting of the position structure.
  • the scan signal transmission line 330 includes a third scan signal transmission line and a fourth scan signal transmission line.
  • the third scan signal transmission line is located far away from the central area of the display panel 100, and the fourth scan signal transmission line is close to all The central area of the display panel 100 is described.
  • the fourth scan signal transmission line includes a fourth horizontal scan signal transmission line and a fourth vertical scan signal transmission line.
  • the fourth horizontal scan signal transmission line is parallel to the gate line 311, and the fourth vertical scan signal transmission line is parallel to the third scan signal transmission line.
  • the orthographic projection of the fourth vertical scanning signal transmission line on the film layer of the third scanning signal transmission line coincides with the third scanning signal transmission line.
  • the fourth vertical scanning signal transmission line is arranged in a different layer on the third scanning signal transmission line.
  • the data line 341 includes a first data line 342 and a plurality of first data connection lines 343.
  • the first data line 342 is arranged in parallel with the scan signal transmission line 330, and the first data connection line 343 connects the first data line 342 and the source/drain layer 340 of the second driving circuit layer 300.
  • the connection directions of two adjacent first data connection lines 343 of any one of the data lines 341 are opposite. Please refer to FIG. 2 for details.
  • the data line 341 achieves an electrode display effect similar to dot inversion, reduces power consumption, improves the color accuracy of the display, and increases the display color gamut.
  • the scanning signal transmission line is led to the bottom edge of the display panel through the display area of the display panel, and the scanning signal transmission line is arranged in the pixel unit, which reduces the width of the other three borders of the display screen and improves the display aperture ratio of the display panel , Improve the display effect.
  • this application also proposes a display device 10, the display device 10 includes any one of the above-mentioned display panel 100, a polarizer layer 20 located on the display panel 100 and a cover ⁇ 30 ⁇ 30.
  • the scanning signal transmission line is led to the bottom edge of the display panel through the display area of the display panel, and the scanning signal transmission line is arranged in the pixel unit, which reduces the width of the other three borders of the display screen and improves the display aperture ratio of the display panel , Improve the display effect.
  • the display device 10 includes the display panel 100 as described above, a polarizer layer 20 and a cover layer 30 on the display panel 100.
  • the display panel 100 further includes a backlight module and a color film layer 600.
  • the display device 10 further includes a liquid crystal layer located between the display panel 100 and the polarizer layer 20. Please refer to FIGS. 1 to 7 for details.
  • the display device 10 further includes a light emitting device layer located between the display panel 100 and the polarizer layer 20.
  • the light-emitting device layer includes an autonomous light-emitting material.
  • the display device 10 further includes a black matrix layer for shielding non-light emitting devices of the display device 10.
  • the scanning signal transmission line is led to the bottom edge of the display panel through the display area of the display panel, and the scanning signal transmission line is arranged in the pixel unit, which reduces the width of the other three borders of the display screen and improves the display aperture ratio of the display panel , Improve the display effect.
  • this application discloses a display panel and a display device.
  • the display panel includes a first substrate, a driving circuit layer on the first substrate, and a first common electrode layer on the driving circuit layer; the display panel also includes a first common electrode layer located between two adjacent data lines and At least one scanning signal transmission line is arranged in parallel with the data line, and one scanning signal transmission line is electrically connected to a scanning line; wherein, the scanning signal transmission line and the driving circuit layer are arranged in the same layer.
  • the scanning signal transmission line is led to the bottom edge of the display panel through the display area of the display panel, and the scanning signal transmission line is arranged in the pixel unit, which reduces the width of the other three borders of the display screen and improves the display aperture ratio of the display panel , Improve the display effect.

Abstract

一种显示面板（100）、显示装置，显示面板（100）包括第一衬底（200）、驱动电路层（300）、第一公共电极层（400）、及位于相邻两条数据线（341）之间以及与数据线（341）平行的至少一扫描信号传输线（330）；扫描信号传输线（330）与驱动电路层（300）同层设置。通过将扫描信号传输线（330）引至显示面板（100）底边，扫描信号传输线（330）位于像素单元内，减小了边框的宽度，提高了显示开口率。

Description

显示面板、显示装置 技术领域
本申请涉及显示领域，尤其涉及显示技术领域，具体涉及一种显示面板、显示装置。
 背景技术
随着生活水平的提高，人民对于窄边框以及高开口率的显示屏幕需求越来越高。
现有技术中，扫描信号线传输线设置在显示面板显示区的相邻像素单元之间，增加了相邻像素单元的间距，导致像素单元的开口率降低。
因此，亟需一种显示面板、显示装置以解决上述技术问题。
 技术问题
本申请提供了一种显示面板、显示装置，以解决现有技术中，扫描信号线传输线设置在显示面板显示区的相邻像素单元之间，增加了相邻像素单元的间距，导致像素单元的开口率降低的技术问题。
 技术解决方案
为解决上述问题，本申请提供的技术方案如下：
一种显示面板，所述显示面板包括第一衬底、位于所述第一衬底上的驱动电路层、及位于所述驱动电路层上的第一公共电极层；
所述显示面板还包括位于相邻两条数据线之间以及与所述数据线平行设置的至少一扫描信号传输线，一所述扫描信号传输线与一扫描线电连接；
其中，所述扫描信号传输线与所述驱动电路层为同层设置。
在本申请的显示面板中，所述第一公共电极层包括多条第一主干电极与多条第二主干电极，所述扫描信号传输线在所述第一公共电极层上的正投影位于所述第一主干电极内；
其中，所述第一主干电极与所述第二主干电极为垂直设置。
在本申请的显示面板中，所述扫描信号传输线与所述驱动电路层中的栅极层为同层设置；
所述扫描信号传输线包括多个与所述数据线平行的第一信号传输单元、及连接相邻两个所述第一信号传输单元的第一跳线；
所述第一跳线与所述第一信号传输单元为异层设置，所述第一跳线通过过孔与相邻两个所述第一信号传输单元电连接。
在本申请的显示面板中，所述扫描信号传输线与所述驱动电路层中的源漏极层为同层设置；
所述扫描信号传输线通过过孔与所述驱动电路层中的栅极层电连接。
在本申请的显示面板中，所述扫描信号传输线与所述驱动电路层中的半导体层为同层设置；
所述扫描信号传输线通过过孔与所述驱动电路层中的栅极层电连接。
在本申请的显示面板中，所述扫描信号传输线与所述驱动电路层中的遮光层为同层设置；
所述扫描信号传输线通过过孔与所述驱动电路层中的栅极层电连接。
在本申请的显示面板中，所述扫描信号传输线包括第一扫描信号传输线以及第二扫描信号传输线；
所述第一扫描信号传输线与所述第二扫描信号传输线并联连接；
所述第一扫描信号传输线与所述驱动电路层中的栅极层为同层设置，所述第二扫描信号传输线与所述驱动电路层中的源漏极层为同层设置；
所述第一扫描信号传输线包括多个与所述数据线平行的第二信号传输单元、及连接相邻两个所述第二信号传输单元的第二跳线；
所述第二跳线与所述第二信号传输单元为异层设置，所述第二跳线通过过孔与相邻两个所述第二信号传输单元电连接。
在本申请的显示面板中，在所述显示面板的侧边至所述显示面板的中心区域的方向上，所述扫描信号传输线的长度逐渐减小。
在本申请的显示面板中，远离所述显示面板中心区域的所述扫描信号传输线的截面积大于靠近所述显示面板中心区域的所述扫描信号传输线的截面积。
在本申请的显示面板中，所述扫描信号传输线的材料为透明材料。
一种显示装置，所述显示装置包括显示面板、位于所述显示面板上的偏光片层及盖板层；
所述显示面板包括第一衬底、位于所述第一衬底上的驱动电路层、及位于所述驱动电路层上的第一公共电极层；
所述显示面板还包括位于相邻两条数据线之间以及与所述数据线平行设置的至少一扫描信号传输线，一所述扫描信号传输线与一扫描线电连接；
其中，所述扫描信号传输线与所述驱动电路层为同层设置。
在本申请的显示装置中，所述第一公共电极层包括多条第一主干电极与多条第二主干电极，所述扫描信号传输线在所述第一公共电极层上的正投影位于所述第一主干电极内；
其中，所述第一主干电极与所述第二主干电极为垂直设置。
在本申请的显示装置中，所述扫描信号传输线与所述驱动电路层中的栅极层为同层设置；
所述扫描信号传输线包括多个与所述数据线平行的第一信号传输单元、及连接相邻两个所述第一信号传输单元的第一跳线；
所述第一跳线与所述第一信号传输单元为异层设置，所述第一跳线通过过孔与相邻两个所述第一信号传输单元电连接。
在本申请的显示装置中，所述扫描信号传输线与所述驱动电路层中的源漏极层为同层设置；
所述扫描信号传输线通过过孔与所述驱动电路层中的栅极层电连接。
在本申请的显示装置中，所述扫描信号传输线与所述驱动电路层中的半导体层为同层设置；
所述扫描信号传输线通过过孔与所述驱动电路层中的栅极层电连接。
在本申请的显示装置中，所述扫描信号传输线与所述驱动电路层中的遮光层为同层设置；
所述扫描信号传输线通过过孔与所述驱动电路层中的栅极层电连接。
在本申请的显示装置中，所述扫描信号传输线包括第一扫描信号传输线以及第二扫描信号传输线；
所述第一扫描信号传输线与所述第二扫描信号传输线并联连接；
所述第一扫描信号传输线与所述驱动电路层中的栅极层为同层设置，所述第二扫描信号传输线与所述驱动电路层中的源漏极层为同层设置；
所述第一扫描信号传输线包括多个与所述数据线平行的第二信号传输单元、及连接相邻两个所述第二信号传输单元的第二跳线；
所述第二跳线与所述第二信号传输单元为异层设置，所述第二跳线通过过孔与相邻两个所述第二信号传输单元电连接。
在本申请的显示装置中，在所述显示面板的侧边至所述显示面板的中心区域的方向上，所述扫描信号传输线的长度逐渐减小。
在本申请的显示装置中，远离所述显示面板中心区域的所述扫描信号传输线的截面积大于靠近所述显示面板中心区域的所述扫描信号传输线的截面积。
在本申请的显示装置中，所述扫描信号传输线的材料为透明材料。
 有益效果
本申请通过将扫描信号传输线经显示面板显示区引至显示面板的底边，将扫描信号传输线设置在像素单元内，减小了显示屏幕的其他三边框的宽度，提高了显示面板的显示开口率，改善了显示效果。
 附图说明
图1为本申请的显示面板的俯视示意图；
图2为本申请的显示面板的局部俯视示意图；
图3为本申请的显示面板的第一种结构示意图；
图4为本申请的显示面板的第二种结构示意图；
图5为本申请的显示面板的第三种结构示意图；
图6为本申请的显示面板的第四种结构示意图；
图7为本申请的显示装置的结构示意图。
 本发明的实施方式
本申请提供一种显示面板、显示装置，为使本申请的目的、技术方案及效果更加清楚、明确，以下参照附图并举实施例对本申请进一步详细说明。应当理解，此处所描述的具体实施例仅用以解释本申请，并不用于限定本申请。
请参阅图1~图6，本申请提供了一种显示面板100，所述显示面板100包括第一衬底200、位于所述第一衬底200上的驱动电路层300、及位于所述驱动电路层300上的第一公共电极层400；
所述显示面板100还包括位于相邻两条数据线341之间以及与所述数据线341平行设置的至少一扫描信号传输线330，一所述扫描信号传输线330与一扫描线电连接；
其中，所述扫描信号传输线330与所述驱动电路层300为同层设置。
本申请通过将扫描信号传输线经显示面板显示区引至显示面板的底边，将扫描信号传输线设置在像素单元内，减小了显示屏幕的其他三边框的宽度，提高了显示面板的显示开口率，改善了显示效果。
现结合具体实施例对本申请的技术方案进行描述。
请参阅图1~图6，所述显示面板100包括第一衬底200、位于所述第一衬底200上的驱动电路层300、及位于所述驱动电路层300上的第一公共电极层400。所述显示面板100还包括位于相邻两条数据线341之间以及与所述数据线341平行设置的至少一扫描信号传输线330，一所述扫描信号传输线330与一扫描线电连接。其中，所述扫描信号传输线330与所述驱动电路层300为同层设置。
为方便理解，以下实施例以COA基板为例进行说明，并不对所述显示面板100作为限制。
本实施例中，所述显示面板100还包括位于所述第一公共电极层400上的彩膜层600，具体请参阅图3~图6。
本实施例中，所述驱动电路层300包括栅极层、位于所述栅极层上的栅绝缘层320、位于所述栅绝缘层320上的源漏极层340，具体请参阅图3~图6。
本实施例中，所述栅极层包括多条平行设置的栅极线311，所述栅极线311为所述扫描线。
本实施例中，所述源漏极层340包括多条平行设置的数据线341，所述数据线341与所述栅极线311为垂直设置，具体请参阅图2~图6。
本实施例中，所述驱动电路层300还包括半导体层，所述半导体层为有源层，所述半导体层可以位于所述源漏极层340上，或者所述半导体层可以位于所述栅绝缘层320上，或者所述栅极层位于所述半导体层上，所述半导体层位于所述第一衬底200上，在此不对所述半导体层的具体位置坐限定。
本实施例中，所述第一公共电极层400包括像素电极层。
本实施例中，所述第一公共电极层400通过过孔与源漏极层340电连接。
本实施例中，所述显示面板100还包括位于所述显示面板100底边的覆晶薄膜层，所述覆晶薄膜层包括第一覆晶薄膜层510与第二覆晶薄膜层520。所述第一覆晶薄膜层510与所述栅极层的栅极线311通过扫描信号传输线330电连接。所述第二覆晶薄膜层520与所述数据线341通过数据信号传输线电连接，具体请参阅图2。所述数据信号传输线为所述数据线341的延伸。所述第二覆晶薄膜层520位于所述显示面板100底边的中心区域，所述第一覆晶薄膜层510位于所述第二覆晶薄膜层520的两侧。
本实施例中，所述第一公共电极层400包括多条第一主干电极411与多条第二主干电极，所述扫描信号传输线330在所述第一公共电极层400上的正投影位于所述第一主干电极411内。其中，所述第一主干电极411与所述第二主干电极为垂直设置。所述数据线341与所述栅极线311将所述第一公共电极层400分为多个像素单元，任意一所述像素单元包括一个所述第一主干电极411与一个对应所述第二主干电极，所述扫描信号传输线330在所述第一公共电极层400上的一个所述像素单元内的正投影位于对应所述第一主干电极411内，具体请参阅图2。通过将扫描信号传输线330设置在主干电极下，利用主干电极的暗纹遮挡栅极扇出走线，减小了显示屏幕的边框，提高了显示面板100的显示开口率，改善了显示效果。
本实施例中，所述扫描信号传输线330与所述驱动电路层300中的栅极层为同层设置。所述扫描信号传输线330包括多个与所述数据线341平行的第一信号传输单元331、及连接相邻两个所述第一信号传输单元331的第一跳线332。所述第一跳线332与所述第一信号传输单元331为异层设置，所述第一跳线332通过过孔与相邻两个所述第一信号传输单元331电连接，具体请参阅图4。扫描信号传输线330在栅极层，与栅极利用同一光罩制程，可以更好地使扫描信号传输线330与栅极相连接，为了防止扫描信号传输线330不与非对应的栅极相连接，需要跳线设置即可避免短路现象，达到扫描信号传输线330与栅极稳定良好的连接效果。
本实施例中，所述扫描信号传输线330与所述驱动电路层300中的源漏极层340为同层设置。所述扫描信号传输线330通过过孔与所述驱动电路层300中的栅极层电连接，具体请参阅图3。所述扫描信号传输线330与所述源漏极同层，将所述扫描信号传输线330、源漏极层340、及数据线341通过同一光罩制程，即可实现三个膜层的同时形成，简化了工艺，同时避免了跳线的工艺。
本实施例中，所述扫描信号传输线330与所述驱动电路层300中的遮光层700为同层设置。所述扫描信号传输线330通过过孔与所述驱动电路层300中的栅极层电连接。所述遮光层700位于所述第一衬底200与所述驱动电路层300之间，具体请参阅图6。所述扫描信号传输线330与所述遮光层700同层，所述遮光层700为避免所述显示面板100的阵列基板的元件长时间受光照，由于遮光层700的膜层结构不是非常复杂，可以有更多的空间设置所述扫描信号传输线330，对于刻蚀精度刻蚀工艺要求不是很高，节省成本，降低制程难度。
本实施例中，所述扫描信号传输线330与所述驱动电路层300中的半导体层为同层设置。所述扫描信号传输线330通过过孔与所述驱动电路层300中的栅极层电连接，类似于所述扫描信号传输线330与所述驱动电路层300中的遮光层700为同层设置，可以参考图6的设置方式，在此就不再重复附图。所述扫描信号传输线330与所述半导体层同层，所述半导体层包括有源层，由于半导体层的膜层结构不是非常复杂，可以有更多的空间设置所述扫描信号传输线330，对于刻蚀精度刻蚀工艺要求不是很高，节省成本，降低制程难度。
本实施例中，所述扫描信号传输线330包括第一扫描信号传输线3310以及第二扫描信号传输线3320。所述第一扫描信号传输线3310与所述第二扫描信号传输线3320并联连接。所述第一扫描信号传输线3310与所述驱动电路层300中的栅极层为同层设置，所述第二扫描信号传输线3320与所述驱动电路层300中的源漏极层340为同层设置。所述第一扫描信号传输线3310包括多个与所述数据线341平行的第二信号传输单元333、及连接相邻两个所述第二信号传输单元333的第二跳线334。所述第二跳线334与所述第二信号传输单元333为异层设置，所述第二跳线334通过过孔与相邻两个所述第二信号传输单元333电连接，具体请参阅图5。所述扫描信号传输线330通过并联所述第一扫描信号传输线3310与所述第二扫描信号传输线3320，减小了扫描信号传输线330的电阻，同时避免其中因为一条扫描信号传输线330出现故障导致不能正常显示，降低了显示故障概率。
本实施例中，所述第一扫描信号传输线3310可以与所述栅极层、所述半导体层、所述遮光层700、及所述源漏极层340中的任意一层为同层设置，所述第二扫描信号传输线3320与所述第一信号传输线异层设置，所述第一扫描信号传输线3310与所述第二扫描信号传输线3320并联连接。当所述第一扫描信号传输线3310或所述第二扫描信号传输线3320与所述栅极层为同层设置时，所述第一扫描信号传输线3310或所述第二扫描信号传输线3320采取跳线设置，具体跳线设置在此可参考所述第一跳线332设置以及所述第二跳线334设置，具体请参阅图5，在此不再赘述。
本实施例中，所述第一覆晶薄膜层510与所述第二覆晶薄膜层520可以同层设置。为避免所述扫描信号传输线330与所述数据信号传输线连接导致短路，当所述扫描信号传输线330与所述数据信号传输线为有同层设置时，所述扫描信号传输线330或所述数据信号传输线中任意一类传输线有跳线设置，具体跳线设置在此不赘述。
本实施例中，在所述显示面板100的侧边至所述显示面板100的中心区域的方向上，所述扫描信号传输线330的长度逐渐减小，具体请参阅图1。越靠近显示面板100中心，扫描信号传输线330连接的所述扫描线越靠近显示面板100的底边，减小靠近显示面板100中心区域的扫描信号传输线330的长度，节省材料，减小其电阻值。同时由于靠近显示面板100中心区域的扫描信号传输线330在连接所述第一覆晶薄膜层510时，在非显示区需要走斜线连接，长度大于远离显示面板100中心区域的扫描信号传输线330在非显示区的线长，该结构设置可以使各个扫描信号传输线330得电阻值趋于相同。
本实施例中，远离所述显示面板100中心区域的所述扫描信号传输线330的截面积大于靠近所述显示面板100中心区域的所述扫描信号传输线330的截面积。由于在显示面板100显示区中，两侧的扫描信号传输线330的线长胶长，需要截面积大以减少电阻，使各个扫描信号传输线330得电阻值趋于相同。
本实施例中，所述扫描信号传输线330的材料为透明材料，所述透明材料可以包括精细的金属线(Ag、Cu、Al等)、纳米银线、石墨烯、氧化铟锡或纳米碳管，在此不做限制，可以更好地增大显示面板100的透光性，从而增大显示开口率，方便进行位置结构的设置。
本实施例中，所述扫描信号传输线330包括第三扫描信号传输线与第四扫描信号传输线，所述第三扫描信号传输线位远离所述显示面板100中心区，所述第四扫描信号传输线靠近所述显示面板100中心区。所述第四扫描信号传输线包括第四水平扫描信号传输线与第四垂直扫描信号传输线。所述第四水平扫描信号传输线与所述栅极线311平行，所述第四垂直扫描信号传输线于所述第三扫描信号传输线平行。所述第四垂直扫描信号传输线在所述第三扫描信号传输线的膜层的正投影与所述第三扫描信号传输线重合。所述第四垂直扫描信号传输线在所述第三扫描信号传输线为异层设置。将靠近显示面板100中心的扫描信号传输线330引至远离显示面板100中心，减少靠近薄膜电极层时的跳线，避免跳线打孔过多导致显示面板100地板结构强度下降。
本实施例中，所述数据线341包括第一数据线342以及多条第一数据连接线343。所述第一数据线342与所述扫描信号传输线330平行设置，所述第一数据连接线343连接所述第一数据线342与所述第二驱动电路层300的源漏极层340。其中，任意一条所述数据线341的相邻两个所述第一数据连接线343的连接方向相反，具体请参阅图2。数据线341通过此连接方法，达到类似点反转的电极显示效果，降低了功耗，提高了显示的颜色准确性，增大了显示色域。
本申请通过将扫描信号传输线经显示面板显示区引至显示面板的底边，将扫描信号传输线设置在像素单元内，减小了显示屏幕的其他三边框的宽度，提高了显示面板的显示开口率，改善了显示效果。
请参阅图1~图7，本申请还提出了一种显示装置10，所述显示装置10包括如上述中任意一所述显示面板100、位于所述显示面板100上的偏光片层20及盖板层30。
本申请通过将扫描信号传输线经显示面板显示区引至显示面板的底边，将扫描信号传输线设置在像素单元内，减小了显示屏幕的其他三边框的宽度，提高了显示面板的显示开口率，改善了显示效果。
现结合具体实施例对本申请的技术方案进行描述。
所述显示装置10包括如上述中任意一所述显示面板100、位于所述显示面板100上的偏光片层20及盖板层30。
本实施例中，所述显示面板100还包括背光模组、及彩膜层600。所述显示装置10还包括位于所述显示面板100与所述偏光片层20之间的液晶层，具体请参阅图1~图7。
本实施例中，所述显示装置10还包括位于所述显示面板100与所述偏光片层20之间的发光器件层。所述发光器件层包括自主发光材料。
本实施例中，所述显示装置10还包括黑色矩阵层，用于遮挡所述显示装置10的不发光器件。
本申请通过将扫描信号传输线经显示面板显示区引至显示面板的底边，将扫描信号传输线设置在像素单元内，减小了显示屏幕的其他三边框的宽度，提高了显示面板的显示开口率，改善了显示效果。
综上所述，本申请公开了一种显示面板、显示装置。该显示面板包括第一衬底、位于该第一衬底上的驱动电路层、及位于该驱动电路层上的第一公共电极层；该显示面板还包括位于相邻两条数据线之间以及与该数据线平行设置的至少一扫描信号传输线，一该扫描信号传输线与一扫描线电连接；其中，该扫描信号传输线与该驱动电路层为同层设置。本申请通过将扫描信号传输线经显示面板显示区引至显示面板的底边，将扫描信号传输线设置在像素单元内，减小了显示屏幕的其他三边框的宽度，提高了显示面板的显示开口率，改善了显示效果。
可以理解的是，对本领域普通技术人员来说，可以根据本申请的技术方案及其发明构思加以等同替换或改变，而所有这些改变或替换都应属于本申请所附的权利要求的保护范围。

Claims (20)

  1. 一种显示面板，其中，所述显示面板包括第一衬底、位于所述第一衬底上的驱动电路层、及位于所述驱动电路层上的第一公共电极层；
    所述显示面板还包括位于相邻两条数据线之间以及与所述数据线平行设置的至少一扫描信号传输线，一所述扫描信号传输线与一扫描线电连接；
    其中，所述扫描信号传输线与所述驱动电路层为同层设置。
  2. 根据权利要求1所述的显示面板，其中，所述第一公共电极层包括多条第一主干电极与多条第二主干电极，所述扫描信号传输线在所述第一公共电极层上的正投影位于所述第一主干电极内；
    其中，所述第一主干电极与所述第二主干电极为垂直设置。
  3. 根据权利要求2所述的显示面板，其中，所述扫描信号传输线与所述驱动电路层中的栅极层为同层设置；
    所述扫描信号传输线包括多个与所述数据线平行的第一信号传输单元、及连接相邻两个所述第一信号传输单元的第一跳线；
    所述第一跳线与所述第一信号传输单元为异层设置，所述第一跳线通过过孔与相邻两个所述第一信号传输单元电连接。
  4. 根据权利要求2所述的显示面板，其中，所述扫描信号传输线与所述驱动电路层中的源漏极层为同层设置；
    所述扫描信号传输线通过过孔与所述驱动电路层中的栅极层电连接。
  5. 根据权利要求2所述的显示面板，其中，所述扫描信号传输线与所述驱动电路层中的半导体层为同层设置；
    所述扫描信号传输线通过过孔与所述驱动电路层中的栅极层电连接。
  6. 根据权利要求2所述的显示面板，其中，所述扫描信号传输线与所述驱动电路层中的遮光层为同层设置；
    所述扫描信号传输线通过过孔与所述驱动电路层中的栅极层电连接。
  7. 根据权利要求2所述的显示面板，其中，所述扫描信号传输线包括第一扫描信号传输线以及第二扫描信号传输线；
    所述第一扫描信号传输线与所述第二扫描信号传输线并联连接；
    所述第一扫描信号传输线与所述驱动电路层中的栅极层为同层设置，所述第二扫描信号传输线与所述驱动电路层中的源漏极层为同层设置；
    所述第一扫描信号传输线包括多个与所述数据线平行的第二信号传输单元、及连接相邻两个所述第二信号传输单元的第二跳线；
    所述第二跳线与所述第二信号传输单元为异层设置，所述第二跳线通过过孔与相邻两个所述第二信号传输单元电连接。
  8. 根据权利要求2所述的显示面板，其中，在所述显示面板的侧边至所述显示面板的中心区域的方向上，所述扫描信号传输线的长度逐渐减小。
  9. 根据权利要求2所述的显示面板，其中，远离所述显示面板中心区域的所述扫描信号传输线的截面积大于靠近所述显示面板中心区域的所述扫描信号传输线的截面积。
  10. 根据权利要求1所述的显示面板，其中，所述扫描信号传输线的材料为透明材料。
  11. 一种显示装置，其中，所述显示装置包括显示面板、位于所述显示面板上的偏光片层及盖板层；
    所述显示面板包括第一衬底、位于所述第一衬底上的驱动电路层、及位于所述驱动电路层上的第一公共电极层；
    所述显示面板还包括位于相邻两条数据线之间以及与所述数据线平行设置的至少一扫描信号传输线，一所述扫描信号传输线与一扫描线电连接；
    其中，所述扫描信号传输线与所述驱动电路层为同层设置。
  12. 根据权利要求11所述的显示装置，其中，所述第一公共电极层包括多条第一主干电极与多条第二主干电极，所述扫描信号传输线在所述第一公共电极层上的正投影位于所述第一主干电极内；
    其中，所述第一主干电极与所述第二主干电极为垂直设置。
  13. 根据权利要求12所述的显示装置，其中，所述扫描信号传输线与所述驱动电路层中的栅极层为同层设置；
    所述扫描信号传输线包括多个与所述数据线平行的第一信号传输单元、及连接相邻两个所述第一信号传输单元的第一跳线；
    所述第一跳线与所述第一信号传输单元为异层设置，所述第一跳线通过过孔与相邻两个所述第一信号传输单元电连接。
  14. 根据权利要求12所述的显示装置，其中，所述扫描信号传输线与所述驱动电路层中的源漏极层为同层设置；
    所述扫描信号传输线通过过孔与所述驱动电路层中的栅极层电连接。
  15. 根据权利要求12所述的显示装置，其中，所述扫描信号传输线与所述驱动电路层中的半导体层为同层设置；
    所述扫描信号传输线通过过孔与所述驱动电路层中的栅极层电连接。
  16. 根据权利要求12所述的显示装置，其中，所述扫描信号传输线与所述驱动电路层中的遮光层为同层设置；
    所述扫描信号传输线通过过孔与所述驱动电路层中的栅极层电连接。
  17. 根据权利要求12所述的显示装置，其中，所述扫描信号传输线包括第一扫描信号传输线以及第二扫描信号传输线；
    所述第一扫描信号传输线与所述第二扫描信号传输线并联连接；
    所述第一扫描信号传输线与所述驱动电路层中的栅极层为同层设置，所述第二扫描信号传输线与所述驱动电路层中的源漏极层为同层设置；
    所述第一扫描信号传输线包括多个与所述数据线平行的第二信号传输单元、及连接相邻两个所述第二信号传输单元的第二跳线；
    所述第二跳线与所述第二信号传输单元为异层设置，所述第二跳线通过过孔与相邻两个所述第二信号传输单元电连接。
  18. 根据权利要求12所述的显示装置，其中，在所述显示面板的侧边至所述显示面板的中心区域的方向上，所述扫描信号传输线的长度逐渐减小。
  19. 根据权利要求12所述的显示装置，其中，远离所述显示面板中心区域的所述扫描信号传输线的截面积大于靠近所述显示面板中心区域的所述扫描信号传输线的截面积。
  20. 根据权利要求11所述的显示装置，其中，所述扫描信号传输线的材料为透明材料。
PCT/CN2020/083577 2020-03-06 2020-04-07 显示面板、显示装置 WO2021174632A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/757,784 US11610532B2 (en) 2020-03-06 2020-04-07 Display panel and display device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202010149445.1 2020-03-06
CN202010149445.1A CN111258141A (zh) 2020-03-06 2020-03-06 显示面板、显示装置

Publications (1)

Publication Number Publication Date
WO2021174632A1 true WO2021174632A1 (zh) 2021-09-10

Family

ID=70949581

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2020/083577 WO2021174632A1 (zh) 2020-03-06 2020-04-07 显示面板、显示装置

Country Status (3)

Country Link
US (1) US11610532B2 (zh)
CN (1) CN111258141A (zh)
WO (1) WO2021174632A1 (zh)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114333697B (zh) * 2021-12-30 2023-04-07 深圳市华星光电半导体显示技术有限公司 显示装置
CN114385044B (zh) * 2022-01-13 2023-07-25 武汉华星光电半导体显示技术有限公司 触控显示面板

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070070282A1 (en) * 2005-09-20 2007-03-29 Sharp Kabushiki Kaisha Display panel and display device
CN101887892A (zh) * 2010-06-07 2010-11-17 友达光电股份有限公司 像素结构及具有此种像素结构的显示面板
CN106373969A (zh) * 2016-12-01 2017-02-01 京东方科技集团股份有限公司 显示基板和显示装置
CN107026177A (zh) * 2017-03-31 2017-08-08 京东方科技集团股份有限公司 一种coa基板及其制备方法、显示装置
KR20180031125A (ko) * 2016-09-19 2018-03-28 엘지디스플레이 주식회사 어레이 기판 및 이를 포함하는 반사형 표시장치

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6496238B1 (en) * 2000-01-21 2002-12-17 Rainbow Displays, Inc. Construction of large, robust, monolithic and monolithic-like, AMLCD displays with wide view angle
TWI244571B (en) * 2002-01-30 2005-12-01 Sanyo Electric Co Semiconductor display device
CN101216647B (zh) * 2008-01-02 2010-07-21 友达光电股份有限公司 有源元件阵列基板及其驱动方法
US8363192B2 (en) * 2008-09-18 2013-01-29 Japan Display Central Inc. Liquid crystal display device
CN102081246A (zh) * 2009-12-01 2011-06-01 群康科技(深圳)有限公司 液晶显示面板及液晶显示装置
CN102403320B (zh) * 2010-09-16 2015-05-20 上海天马微电子有限公司 阵列基板及其制作方法、液晶显示面板
KR101717076B1 (ko) * 2010-11-20 2017-03-17 엘지디스플레이 주식회사 네로우 베젤 타입 어레이 기판 및 이를 구비한 액정표시장치
US9097950B2 (en) * 2012-08-06 2015-08-04 Shenzhen China Star Optoelectronics Technology Co., Ltd. Liquid crystal display panel and apparatus having the liquid crystal display panel
KR101325325B1 (ko) * 2012-11-30 2013-11-08 엘지디스플레이 주식회사 액정표시장치와 그 제조 방법
KR102034112B1 (ko) * 2013-06-19 2019-10-21 엘지디스플레이 주식회사 액정 디스플레이 장치와 이의 구동방법
KR102033619B1 (ko) * 2013-06-25 2019-10-18 엘지디스플레이 주식회사 표시장치
WO2015092944A1 (ja) * 2013-12-19 2015-06-25 パナソニック液晶ディスプレイ株式会社 表示装置及び表示装置の製造方法
CN103744239A (zh) * 2013-12-26 2014-04-23 深圳市华星光电技术有限公司 一种内嵌式触控阵列基板结构
US9293102B1 (en) * 2014-10-01 2016-03-22 Apple, Inc. Display having vertical gate line extensions and minimized borders
CN104731465B (zh) 2015-02-13 2017-08-01 腾讯科技（深圳）有限公司 业务提供方法、装置及系统
CN104731405B (zh) 2015-03-09 2018-01-19 上海天马微电子有限公司 一种触控显示装置及其制造方法
US10276593B2 (en) * 2015-06-05 2019-04-30 Sharp Kabushiki Kaisha Active matrix substrate and method for manufacturing same, display device using active matrix substrate
US10170072B2 (en) * 2015-09-21 2019-01-01 Apple Inc. Gate line layout configuration
JP6634302B2 (ja) * 2016-02-02 2020-01-22 株式会社ジャパンディスプレイ 表示装置
TWI605288B (zh) * 2017-01-16 2017-11-11 友達光電股份有限公司 畫素結構與具有此畫素結構的顯示面板
US10910355B2 (en) * 2018-04-30 2021-02-02 X Display Company Technology Limited Bezel-free displays
JP2020091345A (ja) * 2018-12-04 2020-06-11 三菱電機株式会社 表示装置
US10852609B2 (en) * 2019-02-27 2020-12-01 Au Optronics Corporation Pixel array substrate and driving method thereof
CN110109301A (zh) * 2019-04-23 2019-08-09 深圳市华星光电半导体显示技术有限公司 一种阵列基板、显示装置

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070070282A1 (en) * 2005-09-20 2007-03-29 Sharp Kabushiki Kaisha Display panel and display device
CN101887892A (zh) * 2010-06-07 2010-11-17 友达光电股份有限公司 像素结构及具有此种像素结构的显示面板
KR20180031125A (ko) * 2016-09-19 2018-03-28 엘지디스플레이 주식회사 어레이 기판 및 이를 포함하는 반사형 표시장치
CN106373969A (zh) * 2016-12-01 2017-02-01 京东方科技集团股份有限公司 显示基板和显示装置
CN107026177A (zh) * 2017-03-31 2017-08-08 京东方科技集团股份有限公司 一种coa基板及其制备方法、显示装置

Also Published As

Publication number Publication date
US20220309986A1 (en) 2022-09-29
CN111258141A (zh) 2020-06-09
US11610532B2 (en) 2023-03-21

Similar Documents

Publication Publication Date Title
CN111090202B (zh) 显示面板及显示装置
KR102059785B1 (ko) 네로우 베젤 타입 액정표시장치용 어레이 기판
TWI408476B (zh) 薄膜電晶體陣列基板及液晶面板
US11126044B1 (en) Display device comprising a flip chip film connected to a connecting surface of a plurality of bonding pins and manufacturing method thereof
WO2007135893A1 (ja) 表示装置
JP4879781B2 (ja) 表示パネル
WO2020118759A1 (zh) 阵列基板
US11610532B2 (en) Display panel and display device
WO2020124896A1 (zh) 液晶显示面板
WO2021227112A1 (zh) 阵列基板、具有该阵列基板的显示面板及显示装置
US10756124B2 (en) Array substrate, manufacturing method thereof and display device
US20110304791A1 (en) Display device
WO2021196276A1 (zh) 显示面板、显示装置
JPS59210419A (ja) 液晶表示体装置
WO2020237731A1 (zh) 阵列基板及其制作方法与显示装置
CN112666763B (zh) 一种阵列基板及显示面板
WO2024016391A1 (zh) 显示装置及其显示面板
WO2022007486A1 (zh) 显示面板及显示装置
US11862644B2 (en) Array substrate and display panel
WO2021031372A1 (zh) 一种显示面板及其显示装置
WO2020143099A1 (zh) 显示面板走线结构及其制作方法
US20240053639A1 (en) Display panel and liquid crystal display device
CN107643623B (zh) 显示装置
US20240105897A1 (en) Display device, method of manufacturing the same and tiled display device including the same
CN220326170U (zh) 显示装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20922834

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 20922834

Country of ref document: EP

Kind code of ref document: A1